Matthew Williams
AeroLeads people directory · profile

Matthew Williams Email & Phone Number

RISC-V CPU Design Engineer at Andes Technology Corporation
Location: Greater Montreal Metropolitan Area, Canada, Canada 6 work roles 1 school
LinkedIn matched
✓ Verified May 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Role
RISC-V CPU Design Engineer
Location
Greater Montreal Metropolitan Area, Canada, Canada
Company size

Who is Matthew Williams? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Matthew Williams is listed as RISC-V CPU Design Engineer at Andes Technology Corporation, a company with 76 employees, based in Greater Montreal Metropolitan Area, Canada, Canada. AeroLeads shows a matched LinkedIn profile for Matthew Williams.

Matthew Williams previously worked as ASIC Design Engineer at Andes Technology Corporation and RISC-V ISA Optimization for Stochastic Computing at Concordia University. Matthew Williams holds Bachelor Of Engineering - Be, Computer Engineering from Concordia University.

Company email context

Email format at Andes Technology Corporation

This section adds company-level context without repeating Matthew Williams's masked contact details.

Andes Technology Corporation

Review company-level records connected to Matthew Williams before choosing the right outreach path.

Profile bio

About Matthew Williams

Matthew Williams is a RISC-V CPU Design Engineer at Andes Technology Corporation.

Current workplace

Matthew Williams's current company

Company context helps verify the profile and gives searchers a useful next step.

Andes Technology Corporation
Andes Technology Corporation
RISC-V CPU Design Engineer
hsinchu, taiwan, taiwan
Website
Employees
76
AeroLeads page
6 roles

Matthew Williams work experience

A career timeline built from the work history available for this profile.

Risc-V Isa Optimization For Stochastic Computing

Montreal, Quebec, Canada

I am modifying the RISC-V Instruction Set Architecture by adding custom instructions and hardware elements and altering the datapaths to enable stochastic computing directly on the chip as a part of a research project. Once the modifications have been made, I will simulate the modified RISC-V CPU on a Xilinx FPGA and benchmark its stochastic performance.

Jul 2021 - Dec 2022

Product Design Engineer Intern

Montreal, Quebec, Canada

Resolved timing violations in ASIC designs by parsing Tempus delay reports using RegExp and identifying key issues.Explored different areas of silicon design including power management, floorplanning, layout, synthesis, clock tree synthesis, power gating, clock gating and IR drop.

May 2022 - Aug 2022

Fgpa Validation Intern

Montreal, Quebec, Canada

I was responsible for the modification and merging of several different firmware versions of these dedicated FPGA cards, creating one master firmware written in C++.I also had the opportunity to become familiar with industry tools and methods such as Agile development, task management with Jira, Excel, continuous integration with Jenkins, and version.

Jan 2022 - Apr 2022

Oem Applications Engineering Intern

Dorval, Quebec, Canada

  • Worked in the Technical Support department of Matrox alongside an OEM Engineer, primarily focusing ontheir encoding and decoding expansion card products, namely IPX, Maevex, Extio and their Display Walltechnology that.
  • Created a tool in C# using.NET Framework that automatically connects to the customer’s encoder/decoderIPX controller via SSH, runs a series of tests and collects diagnostic data using Matrox’s in-house API and savesthe.
  • Fixed numerous bugs in the API used by Matrox’s encoder/decoder controllers
  • Assisted my coworkers in the Technical Support department by helping diagnose customers’ problems
Sep 2020 - Dec 2020

Cosmology Research

Montreal, Quebec, Canada

Our team of student researchers simulated a 2D antiferromagnetic Ising model using Python, saved its cooling history and inputted that data into a Convolutional Neural Network that we built to determine the magnitude and the shape of the magnetic field applied to Ising model.

May 2019 - Aug 2019
Team & coworkers

Colleagues at Andes Technology Corporation

Other employees you can reach at andestech.com. View company contacts for 76 employees →

1 education record

Matthew Williams education

FAQ

Frequently asked questions about Matthew Williams

Quick answers generated from the profile data available on this page.

What company does Matthew Williams work for?

Matthew Williams works for Andes Technology Corporation.

What is Matthew Williams's role at Andes Technology Corporation?

Matthew Williams is listed as RISC-V CPU Design Engineer at Andes Technology Corporation.

Where is Matthew Williams based?

Matthew Williams is based in Greater Montreal Metropolitan Area, Canada, Canada while working with Andes Technology Corporation.

What companies has Matthew Williams worked for?

Matthew Williams has worked for Andes Technology Corporation, Concordia University, Microchip Technology Inc., Matrox, and Mcgill University.

Who are Matthew Williams's colleagues at Andes Technology Corporation?

Matthew Williams's colleagues at Andes Technology Corporation include Vincent Chen, Chun-Chang Yu, Floriane Chung, Yi Zhen K., and Hsien-Chueh Hsieh.

How can I contact Matthew Williams?

You can use AeroLeads to view verified contact signals for Matthew Williams at Andes Technology Corporation, including work email, phone, and LinkedIn data when available.

What schools did Matthew Williams attend?

Matthew Williams holds Bachelor Of Engineering - Be, Computer Engineering from Concordia University.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Matthew Williams you were looking for.

View similar profiles