AeroLeads people directory · profile
Adrian Yang Email & Phone Number
FPGA Design Engineer
at
Altera
1 work email found
@intel.com
3 phones found area 818 and 408
LinkedIn matched
✓ Verified August 2026
4 data sources
Profile completeness 100%
Current company
Role
FPGA Design Engineer
Location
San Jose, California, United States
Company size
Who is Adrian Yang? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
Adrian Yang is listed as FPGA Design Engineer at Altera, a with 1654 employees, based in San Jose, California, United States. AeroLeads shows a work email signal at intel.com, phone signal with area code 818, 408, and a matched LinkedIn profile for Adrian Yang.
Adrian Yang previously worked as SoC Design Engineer at Intel Corporation and Design Engineer at Altera. Adrian Yang holds Master Of Science (M.S.), Electrical Engineering from University Of California, Irvine.
Company email context
Email format at Altera
This section adds company-level context without repeating Adrian Yang's masked contact details.
{first}.{last}@intel.com
86% confidence
AeroLeads found 1 current-domain work email signal for Adrian Yang. Compare company email patterns before reaching out.
Profile bio
About Adrian Yang
Contact: adriantyang@gmail.comMotivated electrical/hardware engineer with experience in FPGA custom logic design. U.S. Citizen
Listed skills include Integrated Circuit Design, Verilog, Fpga, Synopsys Siliconsmart, and 20 others.
Current workplace
Adrian Yang's current company
Company context helps verify the profile and gives searchers a useful next step.
Altera
5 roles
Adrian Yang work experience
A career timeline built from the work history available for this profile.
Fpga Design Engineer
Design Engineer
Altera
Perform electro migration and voltage drop analysis on various clock circuits to assist team in reaching tape-out goal.Write various python and tcl scripts to make existing processes more efficient.Verifiy core routing blocks using the Synopsys ESP-CV tool to ensure that schematics and RTL passed functional verification.Characterize routing and CRAM blocks using Synopsys SiliconSmart and worked with downstream consumers to ensure proper timing.
Apr 2014 - Dec 2015
Design Intern
Altera
Jun 2013 - Sep 2013
2 education records
Adrian Yang education
Master Of Science (M.S.), Electrical Engineering
University Of California, Irvine
Bachelor Of Science (B.S.), Electrical Engineering
University Of California, Riverside
FAQ
Frequently asked questions about Adrian Yang
Quick answers generated from the profile data available on this page.
What company does Adrian Yang work for?
Adrian Yang works for Altera.
What is Adrian Yang's role at Altera?
Adrian Yang is listed as FPGA Design Engineer at Altera.
What is Adrian Yang's email address?
AeroLeads has found 1 work email signal at @intel.com for Adrian Yang at Altera.
What is Adrian Yang's phone number?
AeroLeads has found 3 phone signal(s) with area code 818, 408 for Adrian Yang at Altera.
Where is Adrian Yang based?
Adrian Yang is based in San Jose, California, United States while working with Altera.
What companies has Adrian Yang worked for?
Adrian Yang has worked for Altera and Intel Corporation.
How can I contact Adrian Yang?
You can use AeroLeads to view verified contact signals for Adrian Yang at Altera, including work email, phone, and LinkedIn data when available.
What schools did Adrian Yang attend?
Adrian Yang holds Master Of Science (M.S.), Electrical Engineering from University Of California, Irvine.
What skills is Adrian Yang known for?
Adrian Yang is listed with skills including Integrated Circuit Design, Verilog, Fpga, Synopsys Siliconsmart, Synopsys Primetime, Tcl, Rtl, and Python.
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial