Alexander Zisman

Alexander Zisman Email and Phone Number

Engineer – Planar LLC @ Planar LLC
Alexander Zisman's Location
Chelyabinsk, Russia, Russian Federation
About Alexander Zisman

Digital signal processing (DSP) systems developmentSystems on a chip (SoC) developmentHigh-speed interfaces such as PCIe, DDRx, DAC and ADC interfacesExperience in the field of FPGAs and CPLDs from Xilinx, Altera, Lattice. Development from RTL-design to implementation running on a chip

Alexander Zisman's Current Company Details
Planar LLC

Planar Llc

View
Engineer – Planar LLC
Alexander Zisman Work Experience Details
  • Planar Llc
    Engineer
    Planar Llc Feb 2014 - Present
    Chelyabinsk, Russia
    1. High-speed VNA (Vector Network Analyzer) DSP-part implementation.2. FEC-module for DVB-T2 and DVB-S2 systems (LDPC and BCH codecs) development.3. DVB-ASI interface FPGA implementation.4. TSoIP module(MPEG2TS over ethernet) development. It includes UDP or RTP receiver of the IP-TV signal, DVB-SPI transmitter, multicast operation module, set of program filters, ARP-server, ICMP-server.5. TSoIP transmitter development. ARP-server, video over UDP or RTP, multicast operations.6. USB-device IP-core development.7. DVB-C (ITU-T J.83, Annex A, C) modulator FPGA implementation.
  • Sota
    Engineer In The Field Of Electronics, Fpga-Engineer
    Sota Jul 2007 - Feb 2014
    Chelyabinsk, Russia
    1. Participation in development of the DVB-T2 demodulator based on the FPGA: - digital downconvertion, filtering, decimation; - development of the peripheral controllers ( for DDR3-800 memory chip, 16-bit 200MHz ADC, controller for Gpif-interface of USB3.0 Cypress chip); - implementation and floorplanning of the design in the target chip.2. Participation in development of the DVB-T/H demodulator based on the FPGA: - FEC-module development; - development of the peripheral controllers ( for 12-bit 200MHz ADC, high-speed SRAM-memory); - implementation and floorplanning of the design in the target chip.3. Development of the digital demodulator for the analog TV based on the FPGA: - IF digitizing ( 32-70MHz ); - downconverter with digital PLL, filtering, decimation; - demodulator for the stereo sound of the NICAM-system; - development of the peripheral controllers; - implementation and floorplanning of the design in the target chip.4. QPSK-demodulator development for the DVB-S receiver.5. Analyzer of the MPEG2-TS stream modeling and development. (PCR calculation, tables parsing, errors detection and error-flags calculations)6. Receiver of the Distance Measuring Equipment(DME) of the ILS-system modeling and development based on the FPGA.7. Design of the PCB-boards.

Alexander Zisman Skills

Fpga Digital Signal Processing High Speed Digital Design Matlab Cpld Vhdl Soc Verilog Altium Designer Cuda Microblaze Modelsim High Level Synthesis Labview Labview Fpga

Alexander Zisman Education Details

Frequently Asked Questions about Alexander Zisman

What company does Alexander Zisman work for?

Alexander Zisman works for Planar Llc

What is Alexander Zisman's role at the current company?

Alexander Zisman's current role is Engineer – Planar LLC.

What schools did Alexander Zisman attend?

Alexander Zisman attended South Ural State University (Susu).

What skills is Alexander Zisman known for?

Alexander Zisman has skills like Fpga, Digital Signal Processing, High Speed Digital Design, Matlab, Cpld, Vhdl, Soc, Verilog, Altium Designer, Cuda, Microblaze, Modelsim.

Not the Alexander Zisman you were looking for?

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.