I have 3.5 years of experience on design verification, having exposure on soc and ip level verification, I've good experience on creating test cases, writing score board checkers in UVM and System Verilog environment.Got a chance to work on functional coverage and assertions in my previous projects.I recently worked on CREG IP, there I was involved in implementing test plan, test cases and verified the test bench in UVM.