Anthony Ruffin Email & Phone Number
@marvell.com
LinkedIn matched
Who is Anthony Ruffin? Overview
A concise factual answer block for searchers comparing this professional profile.
Anthony Ruffin is listed as Staff Engineer, Design for Test at Marvell Semiconductor, based in Pflugerville, Texas, United States. AeroLeads shows a work email signal at marvell.com and a matched LinkedIn profile for Anthony Ruffin.
Anthony Ruffin previously worked as SMTS Product Development Engineer at Globalfoundries and Sr. DFT Engineer at Cyient. Anthony Ruffin holds Bachelor Of Science (Bs), Electrical Engineering from Southern University A&M, Baton Rouge, La.
Email format at Marvell Semiconductor
This section adds company-level context without repeating Anthony Ruffin's masked contact details.
AeroLeads found 1 current-domain work email signal for Anthony Ruffin. Compare company email patterns before reaching out.
About Anthony Ruffin
DFT/Verification engineer with 17 years of integrated circuit and computer experience with IBM. Integrated circuit experience includes ASIC DFT, formal verification, SOC verification of various IP and CPU characterization. My computer experience includes board design, power supply profiling, signal quality, EMC/ESD, and product engineering work to determine root cause of failing products. Proficient with scripting and programming languages such as Perl, TCL, and C++ as well as Verilog and VHDL.Team player with excellent communication and interpersonal skills to interact with clients and teams from development to customer support.
Listed skills include Perl, Testing, Verilog, Soc, and 31 others.
Anthony Ruffin's current company
Company context helps verify the profile and gives searchers a useful next step.
Anthony Ruffin work experience
A career timeline built from the work history available for this profile.
Staff Engineer, Design For Test
CurrentUtilize tools to insert and connect test logic in customer's design to enhance testability of the design.
Smts Product Development Engineer
Create speclist and connections files for BTS (Build Top Shell) creation based on customer’s requirements. Use tools to create top shell, insert test logic, and convert / connect latches for ATPG scan in customer’s design. Verify post-processed DFT / FEP design with formal verification, CMOS checks, EncounterTest, and TB1149. Verify various IP’s.
Sr. Dft Engineer
Created speclist and connections files for BTS (Build Top Shell) creation based on customer’s requirements. Used tools to create top shell, insert test logic, and convert / connect latches for ATPG scan in customer’s design. Verified post-processed DFT / FEP design with formal verification, CMOS checks, EncounterTest, and TB1149. Verify various IP’s.
Dft/Front End Processing Asic Engineer
- Used tools to create top shell, insert test logic, and convert/connect latches for ATPG scan in customer’s design.
- Wrote custom scripts which resolved issues and circumstances not addressed by the tools.
- Verified post-processed DFT/FEP design with formal verification, CMOS checks, EncounterTest, and TB1149.
- Debugged tool issues preventing forward progress of DFT processing, providing issue notification to tool development team along with recommended solutions.
- Performed various static timing analysis experiments utilizing Einstimer, identifying optimal timing configurations minimizing area utilization and timing violations.
Soc Verification Engineer
- Wrote and debugged test cases utilizing C++ to test various IP’s functionality and connectivity. Analyzed reports, identified signals either not covered by the tests or not toggled, and resolved issues by further.
- Ran test cases utilizing TOS (Test Operating System) to determine IP’s integrity, leading to implementation of corrective actions.
- Debugged problems using NC-Verilog SimVision, pinpointing more design difficult errors.
Product Development Engineer
- Performed PE (Product Engineering) work with existing NC (Network Computer) products. Work consisted of finding the root cause of problems and identifying the most effective fix.
- Wrote register specifications for low-end ethernet and twin-ax NC products.
- Aided in the design of a cost reduced version of an L2 cache for the Series 1000 Network Computer by selecting parts, coding them utilizing RapidPart, and schematized the design via Concept.
- Worked with the Electromagnetic Compatibility (EMC) Team to help get NC products to pass FCC and European regulations.
- Performed the signal quality measurements and analysis of the Series 1000.
- Performed an electrical and thermal profile of the power supply for the Series 1000.
Test Engineer
- Tested the functionality of the Network Station II utilizing BUD and O/S 9000.
- Characterized the 604 PowerPC processor using a RS/6000 workstation via Motorola’s TC60x test board, which automatically varies frequency and voltage to determine the processor’s operating range.
- Characterized both the 603 and 604 PowerPC processors using an IBM PowerPC reference board to determine the processors’ operating range by varying voltage, frequency, and temperature.
- Measured power consumption of the 603 PowerPC processor at various PLL (phase-lock-loop) configurations, frequencies, and voltages.
Production Support Engineer
- Project: Process Hazard Analysis Reconciliation
- Responsible for onsite inspection of various inland facilities to determine whether or not they were in compliance with respect to the NFPA, Exxon Inshore Specifications, and the American Petroleum Institute (API).
- Utilized Facilities Engineering Programs (FEP) to determine pressure safety valve relief capacity based on measurement report information.
- Identified issues including inadequate grounding and pressure safety valve relief capacity.
- Provided a report with corrective actions if any found.
Production Support Engineer
- Project: Electrical Area Classification
- Responsible for onsite inspection of various inland facilities to determine whether or not they were in compliance with respect to the NEC.
- Provided a report with corrective actions if any found.
Reservoir Engineer
- Project: Well Optimization and Cash Profit Maximization
- Responsible for overseeing measurement of BHP (bottom hole pressure) of offshore production wells.
- Used BHP measurements in well modeling software determine whether or not a well’s orifice size can be safely increased or not to increase production for profit maximization.
Anthony Ruffin education
-
Southern University A&M, Baton Rouge, La
Frequently asked questions about Anthony Ruffin
Quick answers generated from the profile data available on this page.
What company does Anthony Ruffin work for?
Anthony Ruffin works for Marvell Semiconductor.
What is Anthony Ruffin's role at Marvell Semiconductor?
Anthony Ruffin is listed as Staff Engineer, Design for Test at Marvell Semiconductor.
What is Anthony Ruffin's email address?
AeroLeads has found 1 work email signal at @marvell.com for Anthony Ruffin at Marvell Semiconductor.
Where is Anthony Ruffin based?
Anthony Ruffin is based in Pflugerville, Texas, United States while working with Marvell Semiconductor.
What companies has Anthony Ruffin worked for?
Anthony Ruffin has worked for Marvell Semiconductor, Globalfoundries, Cyient, Ibm, and Exxon Chemical.
How can I contact Anthony Ruffin?
You can use AeroLeads to view verified contact signals for Anthony Ruffin at Marvell Semiconductor, including work email, phone, and LinkedIn data when available.
What schools did Anthony Ruffin attend?
Anthony Ruffin holds Bachelor Of Science (Bs), Electrical Engineering from Southern University A&M, Baton Rouge, La.
What skills is Anthony Ruffin known for?
Anthony Ruffin is listed with skills including Perl, Testing, Verilog, Soc, Asic, Tcl, Unix, and Vhdl.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial