Archit Bagla Email & Phone Number

Austin, TX, US

Austin, Texas Metropolitan Area

Austin, Texas, United States

Research server product line, define yield and TT expectation and identify gaps on PLL IPsTest pattern and test flow development, debug, test and characterisationPre-Si test planning and validation, engagement with design for block and circuit level sequences Post-Si bring up of test patterns leading optimisation for mass production enablement.

San Jose, California

San Jose

1. Defined analog validation and debug of new and derivative products including new test-chip(s) targeted at circuit and process bring-up, yield, reliability, and overall manufacturability2. Focussed on new circuit IP such as memories, regulators, serial communication standards (SPI,I2C) and new DFT test modes

Dallas/Fort Worth Area

• Verified Memristor functionality in Verilog-A that gives typical I-V characteristics and a steady hysteresis indicating no current over-damping and simulated implication logic at low set/reset voltages. Tool used.
• Designed control circuits for Memristors and Complementary Resistive Switch structures to get the appropriate voltage levels, making them work with switching similar to or better than the CMOS without having to apply.
• Designed Bidirectional Binary Decision Diagrams to simulate logics with the Majority functions having the least gate count
• Designed an algorithm in C++ to convert an input Verilog/dummy code file into a gate level and a transistor level netlist

Ahmedabad Area, India

• Internship was bifurcated in to two different domains: Embedded Systems Design (Hardware and Software) and UPS Product Management. This was in consent to UG's major project
• Implemented a CNC Machine for 3D printing applications under the Embedded System Design on Arduino UNO R3 platform with open source softwares and terminal on LINUX environment that guided the board to drive the stepper.
• Interpreted the image to be engraved onto a surface to its vector form by an open source platform INKSCAPE, which was forwarded to the Controller by GRBL Libraries processed by the Universal G-Code Sender Terminal that.
• Worked under the Product Management Department on database handling of the Uninterruptible Power Supplies (UPS) Grids and using PL/SQL programming, linked the records of employees to the records of the buyers and the.

Mundra Port, Kutch (Kachchh)

Network analysis, SCADA, PLCs, project management, plant study

Ahmedabad Area, India

-Business planning, SCADA, PLCs and overview of its 3 stages

Master Of Science (Ms), Electrical And Electronics Engineering, 3.758/4

Bachelor'S Degree, Electronics And Communications Engineering, 8.32/10

Activities and Societies: Technical : IEEE Student Branch, ECO Cultural Activities : DanceProjects Undertaken : -Astable Multivibrator.