A well-rounded design and verification engineer skilled in digital design, Verilog, System Verilog, and UVM technologies. Proficient in developing and verifying robust digital systems, with a strong foundation in hardware modeling and simulation techniques. Dedicated to continuous learning and delivering high-quality, efficient hardware solutions that exceed expectations