Fractional And Full-Time: Head Of Engineering | Vp Engineering | Director Hardware Engineering | Cto
Rpg Associates
AeroLeads people directory · profile
Bob Gardyne Email & Phone Number
Fractional and Full-Time: Head of Engineering | VP Engineering | Director Hardware Engineering | CTO
at
RPG Associates
2 work emails found
@oneva.com
1 phone found area 800
LinkedIn matched
✓ Verified Jun 2026
4 data sources
Profile completeness 100%
Current company
Role
Fractional and Full-Time: Head of Engineering | VP Engineering | Director Hardware Engineering | CTO
Location
Torrance, California, United States
Who is Bob Gardyne? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
Bob Gardyne is listed as Fractional and Full-Time: Head of Engineering | VP Engineering | Director Hardware Engineering | CTO at RPG Associates, based in Torrance, California, United States. AeroLeads shows a work email signal at oneva.com, phone signal with area code 800, and a matched LinkedIn profile for Bob Gardyne.
Bob Gardyne previously worked as Senior Director Engineering and Product Development at Broadata Communications, Inc. and CTO / Head of Product/ Co-Founder at Oneva, Inc.. Bob Gardyne holds Bsee, Computer Architecture & Digital Design from University Of California, Berkeley.
Company email context
Email format at RPG Associates
This section adds company-level context without repeating Bob Gardyne's masked contact details.
{first}@oneva.com
89% confidence
AeroLeads found 2 current-domain work email signals for Bob Gardyne. Compare company email patterns before reaching out.
Profile bio
About Bob Gardyne
I am a Silicon Valley veteran with a career-long history of fixing staffing and technology roadblocks that prevent concepts from being realized into products that can be monetized. I have achieved my lifelong career goals of achieving commercial success in high performance digital and mixed signal printed circuit boards, chips (FPGAs, ASICs, SOCs), motherboards, add-in cards, consumer products, and systems from 1RU to three telco rack in size. I am also adept with enterprise-grade privacy and security, and software (firmware, platforms, websites, and mobile apps). I like to think of myself as a what a Renaissance engineer would be today, and I draw inspiration from Leonardo DaVinci. I am lucky. I got to design professional audio equipment and hear Tom Petty and Stevie Nicks at Berkeley’s Greek Theater on the Digidesign Venue system that I brought to market from certain architectural failure. I took over a busted MPEG2 Encoder ASIC project and finished with two chips that went to production on first silicon. I took a troubled MEMS-mirror optical switch prototype to a $3.25B acquisition by Nortel Networks. I am complete as a designer, a very lucky man, and yet I can’t help but want to do it again.I am at my best leading multi-disciplinary teams of ten to forty, where 35 years of management experience and broad technical background allow me to quickly focus on causes and determine and implement effective courses of action. My experience as Head of Product coupled with a lifetime of design engineering allows me to make excellent cost/quality/schedule tradeoffs and to know what to do to get the most out of each part of the product line.I am highly effective at staffing, project management, specification writing, presentations (created over 1,000 PPTX decks and 500 Excel models). I host cross-department/company meetings and webinars. I have a unique and successful methodology for hiring technical staff that I have developed from managing engineers and techs at eleven companies. I am surprisingly gregarious for an engineer, but then again, my mom was an English teacher, so its not a surprise that I write well. No ChatGPT ghostwriting for me, thank you, but I have engineered a two-level chatgpt4 prompt library to automate customer workflows.After a career in Silicon Valley and with both kids now out of our home, I am available immediately for new opportunities as a CTO, CIO, VP or Director Engineering for in-office/hybrid work relocatable outside of the Bay Area.
Listed skills include Embedded Systems, Fpga, High Speed Digital, Firmware, and 26 others.
Current workplace
Bob Gardyne's current company
Company context helps verify the profile and gives searchers a useful next step.
18 roles · 44 years
Bob Gardyne work experience
A career timeline built from the work history available for this profile.
Senior Director Engineering And Product Development
CurrentDesign and develop AV communications products aimed at Class 1 medical and commercial markets
Dec 2024 - Present
Cto / Head Of Product/ Co-Founder
Oneva, Inc.
CTO/Head of Product: UX, design,specification, development, test, debug, release and daily operations of mobile and back-end technology and staff for three-way trusted in-home and remote care on a enterprise-grade platform with provider and customer mobile applications. Security and privacy governance. Direct marketing, collateral design and.
Nov 2014 - May 2024
Cto
Safetysitters, Inc.
Design, development and operation of mobile and back-end technology and staff for premium and customizable mobile-oriented video-laden in-home care start-up.
Jul 2014 - Nov 2014
Vp Engineering
Jupiter Systems is the leading worldwide supplier of display wall processors for command and control applications. At Jupiter, I'm responsible for engineering design, development, release and support of all systems, software, firmware, boards, FPGAs, mechanical, test & regulatory. Drove Jupiter’s next gen PCIeGen3/GPU architecture and implementation. Drove.
Oct 2011 - Jul 2014
Vice President Engineering
Created hockey stick growth to 2x revenue from 2007-2011 with refresh and expansion of established product lines and creation of two new product families (Switcher & Control Applications).Responsible for all software, firmware, boards, FPGAs, mechanical, test & regulatory for video product line including client-server control room application software.
Mar 2007 - Aug 2011
Director Of Hardware Engineering
- Director w/ one manager, staff of 18, responsible for hardware specification, design, verification, and regulatory & environmental certification for professional and consumer audio products including PCBAs, FPGAs.
- Drove Digidesign from $80M revenue to $200M by shipping 11 major consumer & studio products in five years with focus on NPI, time-to-market, COGS, and design for offshore mfg to achieve consistent 50-60% gross margins.
- Saved a failing Digidesign Venue project targeted at new Livesound concert business segment. Turnaround resulted in market dominance displacing arch-competitor Yamaha, and generating $15M in the first two years, now.
Apr 2002 - Mar 2007
Director Of Hardware Engineering
2002 - 2007
~5 yrs
Director Of Hardware Engineering
Nortel Networks acquired Xros for $3.25B in May 2000.Director w/ two manager, staff of 17, responsible for digital & mixed (analog+highV) PCBAs, firmware, opto-electronic modules, FPGAs, backplanes, PSUs & cables for 1152 x 1152 MEMS-based redundant optical cross-connect switch.Managed fabrication and verification of five 288 port pre-production.
May 2000 - Apr 2002
Director Of Hardware Engineering
Xros
Director w/ one manager, staff of 15, responsible for digital & mixed (analog+highV) PCBAs, firmware, opto-electronic modules, FPGAs, backplanes, PSUs & cables for 1152 x 1152 MEMS-based redundant optical cross-connect switch.Drove project from working benchtop 4-channel prototype to fully configured three rack redundant system. Redundant cPCI PowerPC.
Nov 1999 - May 2000
Director Of System Engineering & Verification
Managed staff of three test and verification engineers responsible for 3D graphics core module and chip-level verification, packaging selection, and reference and engineering evaluation board design.Taped out and delivered a 400K gate 0.35u standard cell 3D graphics core to a set top box ASIC supplier.Created statement of work and schedule for 1.5M gate.
Jun 1998 - Nov 1999
Director Of Hardware Engineering
Silicon Vision
Managed group of four including three principal/staff engineers (Analog, ASIC/FPGA, Layout/Mechanical) responsible for all hardware & mechanical design of PC desktop and laptop cameras including ASIC, PCB, optics, plastic enclosure, cables & connectors.Conceived, developed and shipped laptop digital video camera with novel EMI shielding ferrule/camera.
Jun 1996 - May 1998
Asic Design Manager
Managed MPEG Source Encoder Group of Consumer Product Division with staff of eight ASIC design and verification engineers.Responsible for architecture, design, tape-out & embedded FW of HD-scalable MPEG-2 Encoder chipset: 110K gate & 250K gate ASICs w/ embedded RISC uPs and micro-coded functional units in 0.5u embedded array. Both ASICs fully functional in.
Mar 1994 - Jun 1996
Asic Design Engineer
Headland Technology
Debugged video ASIC memory access failure by writing new simulations and comparing results with as-built observations.Designed modules for two video graphics ASICs (0.9u and 0.7u)– shipped 1M units. Took over failing BIT-BLT module to completion. Transitioned with design team from LSI Logic schematic tools to VHDL. Wrote and administered VHDL exercises for.
Jul 1992 - Mar 1994
Manager Of Hardware Engineering
Video Seven
Managed staff of six (three Digital Engineers, one Analog Engineer, one Mfg Engineer, and one technician) responsible for design of production VGA boards for retail and OEM customers including HP, Siemens, Unisys, Zenith & Sun.VGA 1024i and VRAM II won PC Magazine awards.Merged w/ G2 to form Headland Technology.
Mar 1990 - Jun 1992
Hardware Staff Engineer
Video Seven
Designed special projects for Sun & Tektronix using Video7 chipsets and PLDs. Sun project (386i) provided up to four VGA windows via a framegrabber and DMA engine to the Sun bus. The Tektronix project used a triple rate 180Hz output with sequential red, green blue fields to drive a monochromatic one pel/pixel display with LCD color shutters.Video Seven.
Aug 1988 - Mar 1990
Firmware Design Engineer
North Star Computers
Firmware design for multi-user business computers, including EGA and VGA BIOS development, inter-processor hardware and software communications interface, protected mode BIOS development. Novelle Netware port including print spooler and hard/floppy disk drivers.
Feb 1985 - Aug 1988
Data Network Design Engineer
1982 - 1985
~3 yrs
1 education record
Bob Gardyne education
-
University Of California, Berkeley
FAQ
Frequently asked questions about Bob Gardyne
Quick answers generated from the profile data available on this page.
What company does Bob Gardyne work for?
Bob Gardyne works for RPG Associates.
What is Bob Gardyne's role at RPG Associates?
Bob Gardyne is listed as Fractional and Full-Time: Head of Engineering | VP Engineering | Director Hardware Engineering | CTO at RPG Associates.
What is Bob Gardyne's email address?
AeroLeads has found 2 work email signals at @oneva.com for Bob Gardyne at RPG Associates.
What is Bob Gardyne's phone number?
AeroLeads has found 1 phone signal(s) with area code 800 for Bob Gardyne at RPG Associates.
Where is Bob Gardyne based?
Bob Gardyne is based in Torrance, California, United States while working with RPG Associates.
What companies has Bob Gardyne worked for?
Bob Gardyne has worked for Rpg Associates, Broadata Communications, Inc., Oneva, Inc., Safetysitters, Inc., and Jupiter Systems.
How can I contact Bob Gardyne?
You can use AeroLeads to view verified contact signals for Bob Gardyne at RPG Associates, including work email, phone, and LinkedIn data when available.
What schools did Bob Gardyne attend?
Bob Gardyne holds Bsee, Computer Architecture & Digital Design from University Of California, Berkeley.
What skills is Bob Gardyne known for?
Bob Gardyne is listed with skills including Embedded Systems, Fpga, High Speed Digital, Firmware, Asic, Pcb Design, Hardware Architecture, and Systems Engineering.
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial