Amarender Boreddy

Amarender Boreddy Email and Phone Number

ASIC Design Engineer at Apple @ Apple
Amarender Boreddy's Location
Sunnyvale, California, United States, United States
Amarender Boreddy's Contact Details

Amarender Boreddy work email

Amarender Boreddy personal email

About Amarender Boreddy

Worked in different phases of Front-end VLSI flow in different organizations. Having around 15 years of industrial experience in networking and dsp chip designs.Specialties: Expertise in design/RTL coding & micro architecture definitions.AXI Bridge design, Fabric interface design.RDMA protocols processing, DMA Engine, Segmentation module designs, T10-DIF support for storage protocols, Multiple protocol switching design Layer 2-3 switching & classification Hands on experience on buffer schemes, Control Caches, queue setups, classification and packet filters and parser logic.DSP designs, NPML filter design, Calibration & Interpolator designs

Amarender Boreddy's Current Company Details
Apple

Apple

View
ASIC Design Engineer at Apple
Amarender Boreddy Work Experience Details
  • Apple
    Asic Design Engineer
    Apple Oct 2022 - Present
    Cupertino, California, Us
    View
  • Simbo.Ai
    Investor
    Simbo.Ai Aug 2017 - Present
    Cambridge, Massachusetts, Us
    View
  • Amd
    Senior Staff Design Engineer (Smts)
    Amd Dec 2018 - Sep 2022
    Santa Clara, California, Us
    Data Center group
    View
  • Chelsio Communications
    Soc Architect
    Chelsio Communications Apr 2016 - Dec 2018
    Sunnyvale, California, Us
    ASIC architect for unified wire offload project, NVMe over RDMA & iSCSI
    View
  • Chelsio Communications
    Member Of Technical Staff
    Chelsio Communications Oct 2008 - Mar 2016
    Sunnyvale, California, Us
    ASIC development(Networking) experience.• High-level architecture exploration, micro-architecture development of complex blocks of highfrequency and multi-million gates in advanced process nodes.• Design, RTL coding, synthesis, static timing analysis, gate-level simulations, DFT, lint, formal-verificationRDMA protocols processing, Segmentation module designs, T10-DIF support for storage protocols, Mutliple protocol switching design Layer 2-3 switching, classification,Buffer design for protocol switch & error handling
    View
  • Time To Market Inc (Cyient)
    Sr Design & Verificaiton Engineer
    Time To Market Inc (Cyient) May 2007 - Oct 2008
    -Micro architecture, IP integration, RTL design for Digital Imaging Processor for camera applications-Dark Signal Non Uniformity Interpolator module, DMA & SPI module designs
  • Conexant Systems
    Lead Design Engineer
    Conexant Systems Feb 2006 - May 2007
    Irvine, Ca, Us
    Responsible for implementation activities for conexant core groups. Worked on different projects to handle Synthesis, (pre & post layout)STA, DFT, MBIST & Formality(LEC)
    View
  • Agere Systems
    Senior Design Engineer
    Agere Systems Feb 2002 - Feb 2006
    San Jose, Ca, Us
    - Work on storage solutions(viterbi detector & dsp related design works) and had worked on block level design(RTL coding) synthesis, sta & formal, architectural verification, GLS and SOC verification. Had good work experience in Low power methodology applied/tried on the existing design to get low power solutions.- Designed Viterbi detector, Co-efficient calibration module & NPML Filter module
    View

Amarender Boreddy Skills

Asic Vlsi Soc Verilog Rtl Design Rtl Coding Debugging Logic Synthesis Dft Digital Signal Processors Low Power Design Ic Functional Verification Systemverilog Eda Semiconductors Tcl Fpga Logic Design Microarchitecture Timing Mixed Signal Integrated Circuit Design Vhdl Processors Modelsim System On A Chip Field Programmable Gate Arrays Ncsim Micro Architecture Design Dsp Nc Verilog Low Power Design

Amarender Boreddy Education Details

  • Indian Institute Of Technology, Delhi
    Indian Institute Of Technology, Delhi
    Vlsi Design Tools & Technology
  • Chaitanya Bharathi Institute Of Technology (Osmania University)
    Chaitanya Bharathi Institute Of Technology (Osmania University)
    Electronics & Communciations

Frequently Asked Questions about Amarender Boreddy

What company does Amarender Boreddy work for?

Amarender Boreddy works for Apple

What is Amarender Boreddy's role at the current company?

Amarender Boreddy's current role is ASIC Design Engineer at Apple.

What is Amarender Boreddy's email address?

Amarender Boreddy's email address is am****@****inx.com

What schools did Amarender Boreddy attend?

Amarender Boreddy attended Indian Institute Of Technology, Delhi, Chaitanya Bharathi Institute Of Technology (Osmania University).

What are some of Amarender Boreddy's interests?

Amarender Boreddy has interest in Children, Economic Empowerment, Education, Environment, Science And Technology, Arts And Culture.

What skills is Amarender Boreddy known for?

Amarender Boreddy has skills like Asic, Vlsi, Soc, Verilog, Rtl Design, Rtl Coding, Debugging, Logic Synthesis, Dft, Digital Signal Processors, Low Power Design, Ic.

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.