Principal Member Of Technical Staff
Current- Currently leading a team responsible for floor-planning, module partitioning, physical integration and verification, static timing analysis/budgeting, formal verification, and final sign-off of microprocessor IP.- Driving core PPA optimization through methodology improvements and project level metric tracking- Coordinating with architecture.