AeroLeads people directory · profile

Brian B. Arceneaux Email & Phone Number

Principle Engineer (Software| Machine Learning, Data, Ops) (Hardware| Storage - Memory, Semiconductors, Material Science) Productization, Design of Experiments, Research, PhD at Western Digital
Location: San Francisco Bay Area, United States, United States 13 work roles 7 schools
1 work email found @wdc.com LinkedIn matched
✓ Verified Jun 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email

Work email b****@wdc.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Principle Engineer (Software| Machine Learning, Data, Ops) (Hardware| Storage - Memory, Semiconductors, Material Science) Productization, Design of Experiments, Research, PhD
Location
San Francisco Bay Area, United States, United States

Who is Brian B. Arceneaux? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Brian B. Arceneaux is listed as Principle Engineer (Software| Machine Learning, Data, Ops) (Hardware| Storage - Memory, Semiconductors, Material Science) Productization, Design of Experiments, Research, PhD at Western Digital, based in San Francisco Bay Area, United States, United States. AeroLeads shows a work email signal at wdc.com and a matched LinkedIn profile for Brian B. Arceneaux.

Brian B. Arceneaux previously worked as Principal Engineer at Western Digital and Staff Engineer at Western Digital. Brian B. Arceneaux holds Phd, Nanotechnology / Semiconductor Materials / Economics/ Buiness Plan Writting from University At Albany.

Company email context

Email format at Western Digital

This section adds company-level context without repeating Brian B. Arceneaux's masked contact details.

*@wdc.com
68% confidence

AeroLeads found 1 current-domain work email signal for Brian B. Arceneaux. Compare company email patterns before reaching out.

Profile bio

About Brian B. Arceneaux

With over 10 years of experience spanning software development and nanotechnology research, I bring a robust background in designing experiments across both software and hardware domains, including semiconductor research, ReRAM, neuromorphic computing, machine learning, and distributed computing systems.At Western Digital, my current focus is on pioneering machine learning applications and robust data pipelines that bolster our container-as-a-service and VM offerings. In collaboration with my team, we’ve advanced our technological capabilities by optimizing ETL processes and developing sophisticated toolsets for data analysis. Our current initiative involves semi-supervised learning models that are set to revolutionize the way we approach complex data challenges.Leveraging a combination of Kubernetes, Python, and CI/CD, among other technologies, we’ve been able to enhance operational efficiency and drive innovation. My mission is to continue harnessing the power of AI to not only refine our product offerings but also to contribute to cutting-edge scientific research, ensuring Western Digital remains at the forefront of the storage solution industry.

Listed skills include Characterization, Physics, Nanotechnology, Matlab, and 32 others.

Current workplace

Brian B. Arceneaux's current company

Company context helps verify the profile and gives searchers a useful next step.

Western Digital
Western Digital
Principle Engineer (Software| Machine Learning, Data, Ops) (Hardware| Storage - Memory, Semiconductors, Material Science) Productization, Design of Experiments, Research, PhD
AeroLeads page
13 roles · 16 years

Brian B. Arceneaux work experience

A career timeline built from the work history available for this profile.

Principal Engineer

Current

San Jose, CA, US

Projects as Principle Engineer, Software Development (Apps)Current Projects: SV Calibration Data project, which leverages machine learning to continuously improve model performance while detecting anomalies. Key highlights of the project include: Initial Proof of Concept: Implemented supervised learning using a 1D Convolutional Neural Network (CNN) to.

Apr 2019 - Present

Staff Engineer

San Jose, CA, US

Project Lead: GalaXY – Guided Data Discovery Platform Development – MVP1 o Tech Lead Engineer: Main roles included system design, web application coding to help build a scalable Dockerized microservice framework. This internally-built custom-web-application allows for UI (React) and API (curl) access to our internal big data platform. Typical Use Case.

Sep 2017 - Apr 2019

Sr. Engineer

San Jose, CA, US

o C-code Optimization: Developed a parallel-bit-testing algorithm in C-code for the in-house SanDisk (ReRAM) Test Vehicle, code was accepted for production-usage and reduced testing time by 20%o Statistical Testing / Circuit Simulations: CMOS Evaluation Study (CMOS TEG array + ReRAM cell). Developed the experimental design, characterized the voltage drop.

Mar 2016 - Sep 2017

Technical Development Engineer, Staff

San Jose, CA, US

Data Analytics, and Visualization (Volatile memory (SRAM, I/O Periphery FETS)) Technical Development Engineer, Staff - Developed binary search algorithm for transistor voltage-threshold calculation: Revived a thought-to-be-broken automatic wafer-test-machine; increased reliability testing productivity 100x (previous testing done manually before this.

Jul 2014 - Apr 2016

Device Engr

San Jose, CA, US

Device Engr. NCG Researcher - Resistive RAM materials research (2 Patents accepted)

Aug 2013 - Jul 2014

Graduated Phd Nanoscale Engineering, Material Science, Software Simulations

Albany, N.Y., US

Graduated in summer 2013.Dissertation title: Controlling the variability of hafnium oxide based non volatile resistive memory via the modeling of the switching process

Jan 2011 - Aug 2013

Research Assistant

Albany, N.Y., US

Electrical Characterization of ReRAM materials and crossbar,1T1R and array strucutres

Aug 2009 - Aug 2013

Contractor (Intern)

Albany, NY, US

Memory Technologist 1T1R fabricationReRAM Reliability Materials/Electrical characterization of ReRAM XbarReRAM (Modeling Forming and Switching Phenomena via comsol and matlab)

2010 - Aug 2013

Co-Founder

Bess-Technologies

www.bess-tech.com Acting-CEO (2010-11)Co-founderEnergy Technologist

2010 - Jan 2012

Mwd/Lwd Engineer

Houston, Texas, US

I was a field engineer, responsible for running and troubleshooting down-hole measurement DSP based equipment

Jan 2005 - Jul 2006
7 education records

Brian B. Arceneaux education

Phd, Nanotechnology / Semiconductor Materials / Economics/ Buiness Plan Writting

University At Albany

Master'S Of Science, Applied Physics

Louisiana Tech University

Electrical /Computer Engr.

University Of Louisiana At Lafayette

Algorithms Course, Sorting, Recursion, Dynamic Programming, Trees, Maps, Api Design

Interview Kickstart

Mathematics For Machine Learning And Data Science Specialization, Ai, Ml, Data Science

Coursera

Deep Learning Specialization, Ai, Ml, Data Science

Coursera

Pytorch For Deep Learning With Python Bootcamp, Ai, Ml, Data Science

Udemy
FAQ

Frequently asked questions about Brian B. Arceneaux

Quick answers generated from the profile data available on this page.

What company does Brian B. Arceneaux work for?

Brian B. Arceneaux works for Western Digital.

What is Brian B. Arceneaux's role at Western Digital?

Brian B. Arceneaux is listed as Principle Engineer (Software| Machine Learning, Data, Ops) (Hardware| Storage - Memory, Semiconductors, Material Science) Productization, Design of Experiments, Research, PhD at Western Digital.

What is Brian B. Arceneaux's email address?

AeroLeads has found 1 work email signal at @wdc.com for Brian B. Arceneaux at Western Digital.

Where is Brian B. Arceneaux based?

Brian B. Arceneaux is based in San Francisco Bay Area, United States, United States while working with Western Digital.

What companies has Brian B. Arceneaux worked for?

Brian B. Arceneaux has worked for Western Digital, Besstech (Battery Energy Storage Systems - Technologies) Llc, Cypress Semiconductor Corporation, Intermolecular, and Cnse.

How can I contact Brian B. Arceneaux?

You can use AeroLeads to view verified contact signals for Brian B. Arceneaux at Western Digital, including work email, phone, and LinkedIn data when available.

What schools did Brian B. Arceneaux attend?

Brian B. Arceneaux holds Phd, Nanotechnology / Semiconductor Materials / Economics/ Buiness Plan Writting from University At Albany.

What skills is Brian B. Arceneaux known for?

Brian B. Arceneaux is listed with skills including Characterization, Physics, Nanotechnology, Matlab, R&D, Semiconductors, Simulations, and Design Of Experiments.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.