Design Engineer
Current• Responsible of IP Verilog model development and verification.• 28nm node analog design and physical implementation and verification (Design Rules Checks (DRC) / Layout Versus Schematic (LVS) and Design For Manufacturing (DFM)).• In charge of library views generation and verification (liberty files, GDS, LEF …).