Highly motivated Design Engineer with extensive experience in all phases of Hardware Development, System Architecture, Analog, Digital and FPGA design.Consistently meet and exceeded company expectations by completing many complex High-Speed FPGAs on schedule including concept, specification, HDL coding, simulation, timing analysis, in-system integration and debugging, all supported by comprehensive design documentation.I have a proven reputation to efficiently troubleshoot and identify problems at system or component level and ability to work with cross-functional groups to find the best solution in terms of functionality, performance, cost and/or impact on customers.TECHNICAL SKILLS:• Technologies: PCI Express 4.0, PDH, SDH and Gigabit Ethernet protocols, Time Division Multiplexing, Software Configurable Radios, Payload Encryption, Error Correction, Adaptive Coding & Modulation, Low latency systems, Network Synchronization thru Sync-E or IEEE1588v2.• HDL languages: VHDL | Verilog | System Verilog.• FPGA and design Tools: Xilinx | Altera | Lattice Semiconductors | Synopsys Synplify-Pro | Timing Designer | Mentor Graphics Questa (simulation), DxDesigner (schematic) and PADS (Layout)| Aldec.• Test equipment: Spirent Ethernet test sets | Logic Analyzers | Network Analyzers | Jitter and Wander Analyzers | PDH/SDH/Sonet traffic analyzers | all common lab equipment.• Python | Linux | C | source control Git and VSS.
Listed skills include Fpga, Verilog, Vhdl, Xilinx, and 13 others.