Chen Arron Email & Phone Number
Who is Chen Arron? Overview
A concise factual answer block for searchers comparing this professional profile.
Chen Arron is listed as Senior Analog Design Engineer at 華景電通美國亞利桑那州有限責任公司, a company with 18 employees, based in Taipei City, Taipei City, Taiwan, Province Of China. AeroLeads shows a matched LinkedIn profile for Chen Arron.
Chen Arron previously worked as Project Manager at Progate Group Corporation and Analog IC Design Engineer at Syntek. Chen Arron holds Master, Electronic Engineering from 台灣大學 National Taiwan University.
Email format at 華景電通美國亞利桑那州有限責任公司
This section adds company-level context without repeating Chen Arron's masked contact details.
Review company-level records connected to Chen Arron before choosing the right outreach path.
About Chen Arron
Chen Arron is a Senior Analog Design Engineer at 華景電通美國亞利桑那州有限責任公司.
Chen Arron's current company
Company context helps verify the profile and gives searchers a useful next step.
Chen Arron work experience
A career timeline built from the work history available for this profile.
Analog Ic Design Engineer
Commonly used design tools: Hspice, ADP, Laker,... Used process: SMIC 0.18μm CMOS process, SMIC 0.11μm CMOS process, SMIC 55nm CMOS process,TSMC 0.18um BCD process 1. trimmable Bandgap design2. Current controlled trimmable oscillator design3.PGA (Programmable Gain Amplifier) design for amplifying microphone signal4.AUDIO class AB Amplifier design for.
Senior Analog Design Engineer
design tools: Hspice, Spectre, Composer, Virtuoso, Laker,... Used process: CSMC 0.18μm CMOS process & CSMC 0.5μm BCD process1. 2A, 5-pin, input voltage 10v~60v, output voltage 1.25~12v, voltage mode (PWM) DC-DC buck converter design2. 0.6A, 8-pin, input voltage 6v~60v, output voltage 1.25~24v, Constant on time (COT) DC-DC buck converter design
Senior Analog Design Engineer
main product is MCUdesign tools: Hspice, ECS, Laker,... Used process: TSMC 0.25μm CMOS process1.GPIO (general purpose IO) design2.Crystal oscillator 3. Current controlled oscillator design
Senior Analog Design Engineer
resistive and capacitive touch ICs. Capacitance to voltage converter study and design
Senior Analog Design Engineer
North and South Bridge chip set, DVD driver, HDMI chip,.... Commonly used design tools: Hsim, Hspice, Viewdraw, Laker, Orcad,... Used process: UMC 0.18μm & 0.13μm CMOS process 1. SRAM verification & design2. Oscillator design3.GPIO (general purpose IO) design4.Bandgap reference & LDO circuit design5.Servo DAC design for DVD control IC6. test chip EVB board.
Chen Arron education
-
台灣大學 National Taiwan University
Frequently asked questions about Chen Arron
Quick answers generated from the profile data available on this page.
What company does Chen Arron work for?
Chen Arron works for 華景電通美國亞利桑那州有限責任公司.
What is Chen Arron's role at 華景電通美國亞利桑那州有限責任公司?
Chen Arron is listed as Senior Analog Design Engineer at 華景電通美國亞利桑那州有限責任公司.
Where is Chen Arron based?
Chen Arron is based in Taipei City, Taipei City, Taiwan, Province Of China while working with 華景電通美國亞利桑那州有限責任公司.
What companies has Chen Arron worked for?
Chen Arron has worked for 華景電通美國亞利桑那州有限責任公司, Progate Group Corporation, Syntek, 華潤微電子, and Syncmos Technologies International, Inc..
How can I contact Chen Arron?
You can use AeroLeads to view verified contact signals for Chen Arron at 華景電通美國亞利桑那州有限責任公司, including work email, phone, and LinkedIn data when available.
What schools did Chen Arron attend?
Chen Arron holds Master, Electronic Engineering from 台灣大學 National Taiwan University.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialCheck these profiles if this is not the Chen Arron you were looking for.
View similar profiles