Please complete the CAPTCHA to continue
A concise factual answer block for searchers comparing this professional profile.
柯兆陽 is listed as Ph.D. Student at 國立陽明交通大學, based in Hsinchu City, Taiwan, Taiwan, Province Of China. AeroLeads shows a matched LinkedIn profile for 柯兆陽.
柯兆陽 previously worked as R&D SPICE Model Engineer at 新思科技股份有限公司 and R&D ESD Design Engineer at 台積電. 柯兆陽 holds Ph.D. Candidate, Institute Of Electronics from National Yang Ming Chiao Tung University.
This section adds company-level context without repeating 柯兆陽's masked contact details.
Review company-level records connected to 柯兆陽 before choosing the right outreach path.
I am currently a Ph.D. candidate at National Yang Ming Chiao Tung University, specializing in the field of ESD and I/O. I have accumulated 6.5 years of practical experience in this domain, including 1.5 years of professional work experience and 5 years of research experience. I have published 3 international journal papers and presented 5 papers at international conferences in related fields.After completing my master's degree, I joined TSMC HVESDP, where I engaged in research and development focused on ESD/Latchup. During my tenure there, I deeply realized the necessity of enhancing personal expertise during the R&D phase. It's crucial to possess the ability to explore unknown domains to innovate and make breakthroughs in technology. Therefore, I decided to return to academia to pursue a Ph.D. Currently, I have passed the Ph.D. qualifying exam and met the graduation requirements for the Ph.D. program. I sincerely hope to join your team to embrace new challenges and grow together.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
台灣 Taiwan 新竹市
◯ PhD thesis topic: ESD/Latchup/eSOA issues in wide-bandgap semiconductor (SiC, GaN) devices, circuits, and system◯ Already published 2 journal papers and 4 conference papers◯ 2022 tsmc Ph.D. scholarship◯ Teaching assistant of ESD course in NYCU institute of electronics
台灣 Taiwan 新竹市
◯ I-V characteristics modeling of ESD devices by Verilog-A code◯ Setup of ESD simulation test bench
台灣 Taiwan 新竹市
◯ Design of LV/HV ESD devices & PNP ESD devices◯ Latchup prevention design◯ Design of ESD protection circuit (Regular IO, Fail-safe IO, I/O cell self-protection)◯ ESD & Latchup testkeys design for establishment of design rule◯ SPICE simulation for ESD circuit◯ Customer consulting & ESD design reviewing◯ Familiar with EDA tools for analog circuit design
台灣 Taiwan 新竹市
◯ ESD & surge protection design for USB Type-C application◯ Surge protection/detection circuit design◯ SPICE simulation for surge protection/detection circuit
◯ PhD thesis topic: ESD/Latchup/eSOA issues in wide-bandgap semiconductor (SiC, GaN) devices, circuits, and system ◯ Already published 2.
◯ Master thesis: Design of Over-Voltage Detection Circuit and Surge Protection for the CC Pin in USB Type-C Interface against Electrical.
Quick answers generated from the profile data available on this page.
柯兆陽 works for 國立陽明交通大學.
柯兆陽 is listed as Ph.D. Student at 國立陽明交通大學.
柯兆陽 is based in Hsinchu City, Taiwan, Taiwan, Province Of China while working with 國立陽明交通大學.
柯兆陽 has worked for 國立陽明交通大學, 新思科技股份有限公司, 台積電, and 世界先進.
You can use AeroLeads to view verified contact signals for 柯兆陽 at 國立陽明交通大學, including work email, phone, and LinkedIn data when available.
柯兆陽 holds Ph.D. Candidate, Institute Of Electronics from National Yang Ming Chiao Tung University.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contactsCheck these profiles if this is not the 柯兆陽 you were looking for.
View similar profiles
