Manager
Current- Design innovation for competitive IPs of High-Speed Transceivers (Chiplet interface/MIPI/LVDS), FE/Gb-PHY, Clock/Data recovery, and PLLs from 12nm to 180nm- Handled IP project engagement, specification discussion, design customization, schedule control, database delivery and customer integration and production support- Team management in Hsinchu and Chengdu