Hardware Verification Engineer
CurrentVerify hardware designs by writing C++ code to drive and monitor functional models of digital logic compiled from VHDL/Verilog files. The code tests the hardware designs against every aspect described in their design specifications through various parameters created in parameter files.