Please complete the CAPTCHA to continue
@mips.com
✓
3 phones found area 408
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
David L. is listed as VP of Engineering at MIPS at MIPS, based in Santa Clara, California, United States. AeroLeads shows a work email signal at mips.com, phone signal with area code 408, and a matched LinkedIn profile for David L..
David L. previously worked as VP of Engineering at Mips and VP of Software, Debug & Architecture at Mips. David L. holds M.S.E.E., Thesis - Systolic Architecture For Neural Networks from Ucla.
This section adds company-level context without repeating David L.'s masked contact details.
AeroLeads found 2 current-domain work email signals for David L.. Compare company email patterns before reaching out.
Something about processors and software platforms
Listed skills include Soc, Processors, Embedded Systems, Computer Architecture, and 46 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
San Jose, California, US
Promoted to manage all of engineering. Among the Hardware teams are RTL design, design verification, back-end flow, board design & system validation. The Software teams include compiler, multiple OSes, architecture, simulators and debug.
San Jose, California, US
The MIPS Business Unit was sold off by Imagination Technologies to Tallwood VC fund. MIPS is now a private company. Same position as before.
Santa Clara, CA, US
Set technical direction for Working Groups within this non-profit.
Kings Langley, Hertfordshire, GB
I gained additional responsibilities for the linux, RTOS, CPU & system architectures, simulator, codec and debugger groups. The Compiler, Android, web browser, hypervisor, code optimization teams remain under my management. Sites in the US, UK, Europe and Asia.
Kings Langley, Hertfordshire, GB
Managing the Compiler, Android, Web-browser, Hypervisor, Code optimization teams. These teams are distributed in US, UK, Europe (multiple locations), Asia (multiple locations).
Kings Langley, Hertfordshire, GB
MIPS Technologies acquired by Imagination Technologies in February 2013. Managing the Compiler, Android, Web-browser, Hypervisor, Code optimization teams. These teams are distributed in US, UK, Europe (multiple locations), Asia (multiple locations).
San Jose, California, US
MIPS Technologies acquired by Imagination Technologies in February 2013. Managed Linux, Compiler & Android Software teams for the company.Set release goals, assigned resources for various development & QA activities for those releases. Supervised the definition & introduction of new instruction set extensions. Co-architect of the MIPS SMP Interrupt.
San Jose, California, US
Surveyed IP blocks which enable MIPS to enter various market segments. Researched system-level simulation tools. Modified a CPU simulator to be accurate enough to boot an operating system.
US
Consulted on verification planning, goals and strategies.
US
Quantum Effect Devices/QED acquired by PMC-Sierra in October 2000. Managed verification team of 15 verifiers located in 2 different sites. Grew the team from 3 to 15 verifiers in 18 months. Verified multiple generations of superscalar processor cores with coherent caches and their associated SOC with memory controller, PCI, HyperTransport, SysAD, localbus.
Same job as at QED (just different name for the company)
Same job as at QED (just different name for the company).
Verified multiple generations of CPU cores and managed a team of 3-5 verifiers. Was the main bring-up person for each new CPU. Was the main editor for 2 generations of the Users Manuals for these devices (these were 300 page documents). Owner of the Instruction Set reference simulator as well as the random test generators. Personally wrote 1500 assembly.
Verified blocks and whole-chip of the Alpha 21064 using a transistor-level simulator. Reviewed output of compilers and consulted with compiler group to generate more optimized code. Was the first person to port Spec89 benchmarks to Alpha. Responsible for a parametric cache simulator as a part of a trace-driven performance simulator. Principal designer for.
Quick answers generated from the profile data available on this page.
David L. works for MIPS.
David L. is listed as VP of Engineering at MIPS at MIPS.
AeroLeads has found 2 work email signals at @mips.com for David L. at MIPS.
AeroLeads has found 3 phone signal(s) with area code 408 for David L. at MIPS.
David L. is based in Santa Clara, California, United States while working with MIPS.
David L. has worked for Mips, Prpl Foundation, Imagination Technologies, Mips Technologies, and Stream Processors Inc..
You can use AeroLeads to view verified contact signals for David L. at MIPS, including work email, phone, and LinkedIn data when available.
David L. holds M.S.E.E., Thesis - Systolic Architecture For Neural Networks from Ucla.
David L. is listed with skills including Soc, Processors, Embedded Systems, Computer Architecture, Asic, Mips, Semiconductors, and Embedded Software.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts