Deepan Roy Email & Phone Number
@apple.com
2 phones found area 612
LinkedIn matched
Who is Deepan Roy? Overview
A concise factual answer block for searchers comparing this professional profile.
Deepan Roy is listed as Apple | University of Minnesota | SoC Physical Design Engineer at Apple, based in Sunnyvale, California, United States. AeroLeads shows a work email signal at apple.com, phone signal with area code 612, and a matched LinkedIn profile for Deepan Roy.
Deepan Roy previously worked as SoC Physical Design Engineer at Apple and Physical Design Methodology Engineer at Synopsys Inc. Deepan Roy holds Msee, Electrical And Electronics Engineering from University Of Minnesota.
Email format at Apple
This section adds company-level context without repeating Deepan Roy's masked contact details.
AeroLeads found 1 current-domain work email signal for Deepan Roy. Compare company email patterns before reaching out.
About Deepan Roy
Experienced VLSI Physical Design Engineer with a demonstrated history of working in the Hardware Industry. Skilled in Synopsys Physical Design flow tools. Strong engineering professional with a MSEE focused in Electrical and Electronics Engineering from University of Minnesota-Twin Cities.
Listed skills include Synopsys Hspice, Cadence Virtuoso, Mentor Graphics Calibre, Synopsys Cosmoscope, and 17 others.
Deepan Roy's current company
Company context helps verify the profile and gives searchers a useful next step.
Deepan Roy work experience
A career timeline built from the work history available for this profile.
Physical Design Methodology Engineer
- 5nm DCNXT qualification work (for renowned Hardware Design org) with Clock-gating and Multibit R&D obtaining improvement in Bits PerFlop and St Cell Area- Resolved RTL-DEF mismatch to proceed with physical synthesis- Helped close timing violations at incremental compilation- Resolved PVT mismatch for memory library- 3 nm Fusion Compiler (DC+ICC2 equivalent) qualification on 2 GFX blocks with MCMM- Converted customer procs from DC to FC equivalent- Applied path Margins to help with Timing correlation- Resolved transition violations and TNS swing by applying POCV transition sigma- Helped alleviate structural congestion with AOI -> MUX conversion and padding on high pin density cells- Disabled the usage of one type of high-vt cells to obtain excellent area benefits due to better timing convergence- Sized sub-optimal end-flops with huge hold time requirements at clockopt. Cell selection of the tool was improved later- Turned off multibit debanking in the flow to obtain better area and power at clockopt- Worked on Multi-source CTS tap assignment- Worked on timing closure with WNS endpoint based routeopt- Resolved pin-track misalignment issue to clean up DRC post-routeopt- Created a chsell script to collect and compare regression data with good readability both for internal and customer presentations- Developed Tcl scripts with multi-level hashing to measure net-layer distribution at routeopt end and logic depth of timing paths
Physical Verification & Design Automation Intern
+ Automated several DRC related flows using PERL (Extraction, Conversion of flow from Calibre SVRF to Synopsys ICV and vicercersa)+ Developed DRC ruledecks for cutting edge technology nodes using Calibre SVRF+ Used Calibre Design Review to verify the implementation of DRC rules
Assistant Systems Engineer
+ Development and testing of MATLAB codes and SIMULINK based logical models for NISSAN.
Deepan Roy education
Msee, Electrical And Electronics Engineering
Bachelor Of Technology (B.Tech.), Electronics & Communication Engineering
Higher Secondary, Science
Madhyamik (Secondary)
Frequently asked questions about Deepan Roy
Quick answers generated from the profile data available on this page.
What company does Deepan Roy work for?
Deepan Roy works for Apple.
What is Deepan Roy's role at Apple?
Deepan Roy is listed as Apple | University of Minnesota | SoC Physical Design Engineer at Apple.
What is Deepan Roy's email address?
AeroLeads has found 1 work email signal at @apple.com for Deepan Roy at Apple.
What is Deepan Roy's phone number?
AeroLeads has found 2 phone signal(s) with area code 612 for Deepan Roy at Apple.
Where is Deepan Roy based?
Deepan Roy is based in Sunnyvale, California, United States while working with Apple.
What companies has Deepan Roy worked for?
Deepan Roy has worked for Apple, Synopsys Inc, Intel Corporation, and Tata Consultancy Services.
How can I contact Deepan Roy?
You can use AeroLeads to view verified contact signals for Deepan Roy at Apple, including work email, phone, and LinkedIn data when available.
What schools did Deepan Roy attend?
Deepan Roy holds Msee, Electrical And Electronics Engineering from University Of Minnesota.
What skills is Deepan Roy known for?
Deepan Roy is listed with skills including Synopsys Hspice, Cadence Virtuoso, Mentor Graphics Calibre, Synopsys Cosmoscope, System Verilog, Perl, Verification With Uvm, and Very Large Scale Integration.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial