Dharmendra Patel Email & Phone Number
@paloaltonetworks.com
2 phones found area 408
LinkedIn matched
Who is Dharmendra Patel? Overview
A concise factual answer block for searchers comparing this professional profile.
Dharmendra Patel is listed as Founding Member and Director(Design Verification) at Upscale ai, a with 12 employees, based in Santa Clara, California, United States. AeroLeads shows a work email signal at paloaltonetworks.com, phone signal with area code 408, and a matched LinkedIn profile for Dharmendra Patel.
Dharmendra Patel previously worked as Sr. Principal Engineer - ASIC Verification at Auradine and Sr. Manager - ASIC Verification at Palo Alto Networks.
Email format at Upscale ai
This section adds company-level context without repeating Dharmendra Patel's masked contact details.
AeroLeads found 2 current-domain work email signals for Dharmendra Patel. Compare company email patterns before reaching out.
About Dharmendra Patel
Experience in complex ASIC verification including- Architecting and developing verification environment- Developing verification IPs- Creating test plans and Coverage plans and executing them- Enhancing block level verification environment for chip level- Integrating 3rd party verification IPsSpecialties: - Verification languages : System Verilog, e (Specman), Verilog , VHDL- Verification Methodology : UVM, OVM, eRM - Scripting language : Perl- Gate level simulation (including timing (SDF) simulation).- Technology/Protocol experience : Ethernet (400G/100G/40G/10G/1G), PCIE, Interlaken, SPI, AMBA AHB, AMBA APB, AMBA AXI.
Dharmendra Patel's current company
Company context helps verify the profile and gives searchers a useful next step.
Dharmendra Patel work experience
A career timeline built from the work history available for this profile.
Role listed
Sr. Principal Engineer - Asic Verification
Sr. Principal Engineer - Asic Verification
Principal Engineer - Asic Verification
Sr. Staff Engineer - Asic Verification
Staff Engineer - Asic Verification
Verification Engineer
ARM based SoC verification.
Senior Member Of Technical Staff
10GBase-T Ethernet PHY chip verification using specman/system verilog HVLs and eRM/OVM methodologies.
Lecturer
Lecturer - Electronics and Communication department
Frequently asked questions about Dharmendra Patel
Quick answers generated from the profile data available on this page.
What company does Dharmendra Patel work for?
Dharmendra Patel works for Upscale ai.
What is Dharmendra Patel's role at Upscale ai?
Dharmendra Patel is listed as Founding Member and Director(Design Verification) at Upscale ai.
What is Dharmendra Patel's email address?
AeroLeads has found 2 work email signals at @paloaltonetworks.com for Dharmendra Patel at Upscale ai.
What is Dharmendra Patel's phone number?
AeroLeads has found 2 phone signal(s) with area code 408 for Dharmendra Patel at Upscale ai.
Where is Dharmendra Patel based?
Dharmendra Patel is based in Santa Clara, California, United States while working with Upscale ai.
What companies has Dharmendra Patel worked for?
Dharmendra Patel has worked for Upscale Ai, Auradine, Palo Alto Networks, Altera, and Aquantia.
How can I contact Dharmendra Patel?
You can use AeroLeads to view verified contact signals for Dharmendra Patel at Upscale ai, including work email, phone, and LinkedIn data when available.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial