Senior Verification Engineer
CurrentInstruction fetch formal verification for functional correctness. Core level formal verification for instruction performance.
Please complete the CAPTCHA to continue
A concise factual answer block for searchers comparing this professional profile.
Demitri Peynado is listed as Senior Verification Engineer @ Codasip | SystemVerilog, Formal Verification, UVM, RISC-V at Codasip, a company with 66 employees, based in United Kingdom, United Kingdom, United Kingdom. AeroLeads shows a matched LinkedIn profile for Demitri Peynado.
Demitri Peynado previously worked as Senior Verification Engineer at Codasip and Hardware Engineer at Imagination Technologies. Demitri Peynado holds Electronics Engineering from University Of The West Of England.
This section adds company-level context without repeating Demitri Peynado's masked contact details.
Review company-level records connected to Demitri Peynado before choosing the right outreach path.
I am a Senior Verification Engineer at Codasip, a leading RISC-V processor IP and tools provider. I have a strong background in hardware engineering, with over five years of experience in GPU and CPU verification at Imagination Technologies, where I developed and executed test plans, UVM test benches, and test cases for various modules and levels of abstraction. I am proficient in SystemVerilog UVM/SVA for simulation and formal verification approaches, as well as Python. I am keenly interested in learning new technologies and tools to enhance my verification skills and knowledge.At Codasip, I verify the functionality and performance of RISC-V processor cores and subsystems using state-of-the-art verification methodologies and frameworks. I work with a talented and diverse team of engineers, designers, and architects to ensure the quality and reliability of our products and solutions. I contribute to the verification planning, testbench development, test generation, coverage closure, debug activities, and the verification results' documentation and reporting. I enjoy the challenge and variety of working on different projects and architectures and the opportunity to apply my domain expertise and skills to solve complex problems and deliver innovative solutions.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
City Of Bristol, England, United Kingdom
Instruction fetch formal verification for functional correctness. Core level formal verification for instruction performance.
Bristol, England, United Kingdom
GPU:- New UVM testbench developed for GPU memory management module- Started SystemVerilog model- Coverage plan developed, and coverage and assertions written- Closed coverage to 100%CPU:- Writing UVCs such as JTAG- RISC-V assembly programming for directed tests- Test generation using external tools- Verification planning for module level, including.
During my annual placement, I learned scripting in Python and took courses on SystemVerilog and UVM by Cadence. My primary responsibilities were to run top-level simulations for x-prop analysis, including gate-level simulations and report issues to designers. I also helped to close coverage for an existing module-level test bench by applying my UVM.
Other employees you can reach at codasip.com. View company contacts for 66 employees →
Giovanni Grandi
Colleague at CodasipMunich, Bavaria, Germany, Germany
View →
PK
Petr Kapoun
Colleague at CodasipBrno, South Moravia, Czechia, Czech Republic
View →
AL
Andrew Lindsay
Colleague at CodasipUnited Kingdom, United Kingdom
View →
JM
Ján Mareček
Colleague at CodasipBrno, South Moravia, Czechia, Czech Republic
View →
YC
Yaman C.
Colleague at CodasipBerlin, Berlin, Germany, Germany
View →
AM
Albert Mikó
Colleague at CodasipBrno, South Moravia, Czechia, Czech Republic
View →
FB
Filip Benna
Colleague at CodasipBrno, South Moravia, Czechia, Czech Republic
View →
RT
Robert Thurlow
Colleague at CodasipCzechia, Czech Republic
View →
JS
Jon Sanders
Colleague at CodasipHarrow, England, United Kingdom, United Kingdom
View →
JB
Jan Bartusek
Colleague at CodasipBrno, South Moravia, Czechia, Czech Republic
View →
Quick answers generated from the profile data available on this page.
Demitri Peynado works for Codasip.
Demitri Peynado is listed as Senior Verification Engineer @ Codasip | SystemVerilog, Formal Verification, UVM, RISC-V at Codasip.
Demitri Peynado is based in United Kingdom, United Kingdom, United Kingdom while working with Codasip.
Demitri Peynado has worked for Codasip and Imagination Technologies.
Demitri Peynado's colleagues at Codasip include Giovanni Grandi, Petr Kapoun, Andrew Lindsay, Ján Mareček, and Yaman C..
You can use AeroLeads to view verified contact signals for Demitri Peynado at Codasip, including work email, phone, and LinkedIn data when available.
Demitri Peynado holds Electronics Engineering from University Of The West Of England.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts