Application Engineering Director
Current
Jul 2023 - Present
AeroLeads people directory · profile
David Medlock Email & Phone Number
Application Engineering Director
at
Cadence Design Systems
1 work email found
@cadence.com
LinkedIn matched
✓ Verified Jun 2026
4 data sources
Profile completeness 100%
Current company
Role
Application Engineering Director
Location
Oregon City, Oregon, United States
Who is David Medlock? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
David Medlock is listed as Application Engineering Director at Cadence Design Systems, based in Oregon City, Oregon, United States. AeroLeads shows a work email signal at cadence.com and a matched LinkedIn profile for David Medlock.
David Medlock previously worked as Sr Application Engineering Manager at Cadence Design Systems and Sr Principal Application Engineer at Cadence Design Systems. David Medlock holds Certificate In Cloud Computing, Information Technology from Texas Mccombs School Of Business.
Company email context
Email format at Cadence Design Systems
This section adds company-level context without repeating David Medlock's masked contact details.
{first_initial}{last}@cadence.com
86% confidence
AeroLeads found 1 current-domain work email signal for David Medlock. Compare company email patterns before reaching out.
Profile bio
About David Medlock
David Medlock is a Application Engineering Director at Cadence Design Systems. He possess expertise in soc, eda, asic, characterization, integrated circuit design and 10 more skills.
Listed skills include Soc, Eda, Asic, Characterization, and 11 others.
Current workplace
David Medlock's current company
Company context helps verify the profile and gives searchers a useful next step.
15 roles · 41 years
David Medlock work experience
A career timeline built from the work history available for this profile.
Sr Application Engineering Manager
Managing brilliant and experienced Application Engineering team for Liberate Trio, Liberate MX and Liberate AMS -- industry leading characterization products for standard cells, embedded memories and analog IP blocks.
Aug 2022 - Jul 2023
Sr Principal Application Engineer
Jan 2022 - Aug 2022
Product Engineering Manager
Siemens via assimilation of Mentor Graphics.
Jan 2021 - Jan 2022
Product Engineering Manager
Collected requirements and developed specs to productize technology acquired from ST. In-house characterization system was enhanced for usability outside of the original environment. Additional market-required features were specified and developed in collaboration with Mentor R&D.
Sep 2016 - Jan 2021
Product Marketing Manager
Developed marketing strategy for Z-Circuit based Analyzer and Characterization tools. Identified target market segments and developed overall plan for market share growth. Product what phased out in favor of technology acquired from ST.
Sep 2014 - Sep 2016
Senior Technical Marketing Engineer
Drove improvements in original characterization tool acquired from Z-Circuit. Considerable improvements were made to usability and performance of the characterization tool. Market was penetrated with initial sale to ST Microelectronics (Crolles, France).
Jul 2013 - Sep 2014
Corporate Application Engineer
Supporting customer perspective on requirements for standard cell, IO, and memory characterization tools.This job transition was via Magma acquistion into Synopsys.
Nov 2010 - Jul 2013
Library Characterization Manager
Managed the library characterization team of approximately 25 located in Austin, Texas, Moscow, Russia, and Noida, India. Optimized overall library characterization flow to reduce overall cost, improve efficiency and maintain excellent schedule performance. Achieved in excess of 10x performance improvement of characterization system via multiple layers of.
Feb 2006 - Nov 2010
Senior Technical Staff / Consultant
Magma Design Automation
Product development manager for the first-generation memory characterization product that leveraged high-performance hierarchical simulation. Code was developed in C++, Python and TCL. This was eventually part of the SiliconSmart application. Assisted with analysis and validation of ACAD simulator which eventually became FineSim.
2001 - 2006
~5 yrs
Sr Ic Design Engineer
Developed low-power implementations for digital signal processors. Developed a high-performance DSP methodology in C++ that enabled extensive simulation of gigibit ethernet controller and other telecom products.
1999 - 2001
~2 yrs
Design/Cad Manager
Oasis Design / Oasis Silicon Systems / Smsc
Served as CAD and IT manager for startup while performing contract-based digital design. Also developed multiple memory compilers for optical automotive audio processor.
1994 - 1998
~4 yrs
Senior Ic Design Engineer
Cirrus Logic via acquisition of Crystal Semiconductor. Focused on digital side of mixed-signal design -- specifically custom implementation of digital signal processing. Also developed EEPROM (now called flash memory) based digital control for self-calibrated A-to-D converter.
Jun 1990 - Jun 1994
Ic Design Engineer
Motorola
Circuit designer focused on implementation of arithmetic circuits for fully custom application-specific digital signal processing elements such as FIR and IIR filters.
Oct 1986 - Jun 1990
Test Development Engineer
1985 - 1986
~1 yr
3 education records
David Medlock education
Certificate In Cloud Computing, Information Technology
Texas Mccombs School Of Business
Mse, Engineering Management
The University Of Texas At Austin
Bsee, Electrical And Electronic Engineering
Oregon State University
FAQ
Frequently asked questions about David Medlock
Quick answers generated from the profile data available on this page.
What company does David Medlock work for?
David Medlock works for Cadence Design Systems.
What is David Medlock's role at Cadence Design Systems?
David Medlock is listed as Application Engineering Director at Cadence Design Systems.
What is David Medlock's email address?
AeroLeads has found 1 work email signal at @cadence.com for David Medlock at Cadence Design Systems.
Where is David Medlock based?
David Medlock is based in Oregon City, Oregon, United States while working with Cadence Design Systems.
What companies has David Medlock worked for?
David Medlock has worked for Cadence Design Systems, Siemens Eda (Siemens Digital Industries Software), Mentor Graphics, Synopsys, and Freescale Semiconductor.
How can I contact David Medlock?
You can use AeroLeads to view verified contact signals for David Medlock at Cadence Design Systems, including work email, phone, and LinkedIn data when available.
What schools did David Medlock attend?
David Medlock holds Certificate In Cloud Computing, Information Technology from Texas Mccombs School Of Business.
What skills is David Medlock known for?
David Medlock is listed with skills including Soc, Eda, Asic, Characterization, Integrated Circuit Design, Static Timing Analysis, Semiconductors, and Ic.
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial