AeroLeads people directory · profile

Dilbagh Singh Email & Phone Number

Failure Analysis Engineer at Google
Location: Greensboro--Winston-Salem--High Point Area, United States, United States 8 work roles 2 schools
1 work email found @qorvo.com LinkedIn matched
✓ Verified Jun 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email

Work email d****@qorvo.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Failure Analysis Engineer
Location
Greensboro--Winston-Salem--High Point Area, United States, United States
Company size

Who is Dilbagh Singh? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Dilbagh Singh is listed as Failure Analysis Engineer at Google, a company with 315106 employees, based in Greensboro--Winston-Salem--High Point Area, United States, United States. AeroLeads shows a work email signal at qorvo.com and a matched LinkedIn profile for Dilbagh Singh.

Dilbagh Singh previously worked as Staff Engineer at Qualcomm and Senior Failure Analysis Engineer at Qualcomm. Dilbagh Singh holds Master Of Science (M.S.), Nanoengineering from North Carolina Agricultural And Technical State University.

Company email context

Email format at Google

This section adds company-level context without repeating Dilbagh Singh's masked contact details.

{first}.{last}@qorvo.com
86% confidence

AeroLeads found 1 current-domain work email signal for Dilbagh Singh. Compare company email patterns before reaching out.

Profile bio

About Dilbagh Singh

Electronics engineer with more than 9 years of experience in Failure Analysis, Advanced materials fabrication and Embedded DesignCurrently working as a Failure Analysis Engineer at Qorvo, Inc. Perform failure analysis for a wide variety of Qorvo products including Integrated PA Duplexers, Switches, and Power Management ICs while utilizing sophisticated semiconductor tools such as SEM/EDS, OBIRCH, Photon/Thermal Emission microscopy, etc.Extensive research experience in synthesis of advanced nanomaterials using chemical vapor deposition. Growth of high quality monolayers of MoS2 semiconductor. Strong expertise in characterization techniques such as Atomic Force Microscopy(AFM), Scanning Electron Microscopy(SEM), Raman Spectroscopy, etc. Industry experience as a circuit design engineer for battery management and perimeter security sensor products. +2 years experience of Schematic Capture, PCB Layout, Debugging, technical documentation, and board bring up.

Listed skills include Chemical Vapor Deposition, Semiconductor Fabrication, Embedded Systems, Orcad Capture Cis, and 45 others.

Current workplace

Dilbagh Singh's current company

Company context helps verify the profile and gives searchers a useful next step.

Google
Google
Failure Analysis Engineer
North Carolina, United States
Website
Employees
315106
AeroLeads page
8 roles

Dilbagh Singh work experience

A career timeline built from the work history available for this profile.

Failure Analysis Engineer

North Carolina, United States

Staff Engineer

Current

San Diego, CA, US

Dec 2023 - Present

Senior Failure Analysis Engineer

San Diego, CA, US

Dec 2019 - Dec 2023

Failure Analysis Engineer

OO

  • Perform root cause and fail site analysis on SOI/CMOS/GaAs devices to support external customers, design centers, and R&D teams.
  • Expertise in package level, die level, and circuit level troubleshooting based on datasheets, schematic and layout files to narrow the scope of failure analysis.
  • Lead the programmed DC/RF bench testing in the FA Lab to replicate the fail signatures found with Automated Test Equipment (ATE).
  • Communicate failure analysis with technical documentation to test and product development engineers to improve the quality and reliability of products.
  • Conduct failure analysis while utilizing sophisticated semiconductor analytical tools such as SEM/EDS, OBIRCH, Micro XCT X-Ray workstation, I/V and RF electrical analysis and test, Wet/Dry manual deprocessing, and.
Aug 2016 - Dec 2019

Research Assistant

Greensboro, NC, US

  • Thesis: ‘Vapor phase synthesis and doping in two-dimensional MoS2 monolayer’
  • Proficient in Photolithography, Etching, Physical Vapor Deposition (PVD) and other Cleanroom fabrication techniques.
  • Performed surface roughness measurements to analyze the effect of polishing parameters in Chemical Mechanical Planarization (CMP) process.
  • Custom-built a vapor phase deposition system to grow monolayers of MoS2 semiconductor.
  • Synthesis of monolayer and few-layer MoS2 semiconductor using both top-down and bottom-up fabrication techniques.
  • Conducted preliminary investigation of Molecular doping and Ion-irradiation based defect generation in MoS2.
Aug 2014 - May 2016

Design Engineer

Gurugram, Haryana, IN

  • Performed system level testing and integration of different embedded products.
  • Prepared technical documents: Hardware design document, Schematic and PCB layout review document, Design verification test plan, Bill of Materials (BOM).
  • Designed the schematic of printed circuit boards based on ARM7 and MSP430 micro controllers and various interfaces namely RS485, Ethernet (RMII), SD-MMC, I2C and SPI.
  • Developed products for Battery management as well as Security and surveillance.
  • Debugged new and existing designs to facilitate timely deliveries.
Jun 2012 - Jul 2014

Intern

IN

  • Evaluated different image processing techniques for better utilization of Geo spatial data in rural development.
  • Understanding of various components of Texture mapping: Compression, Caching, etc with focus on Clipmaps.
  • Application of various texture filtering schemes: Nearest neighbor interpolation, Bi-linear, Tri-linear and Anisotropic filtering to geo-spatial data.
May 2011 - Jul 2011

Intern

US

  • Studied the functioning of various sub-systems, both mechanical and embedded, of an elevator and how they are integrated together.
  • Prepared a report on 'Remote Stations' which act as the interface between the real world and elevator controller units.
Jun 2010 - Jul 2010
2 education records

Dilbagh Singh education

Master Of Science (M.S.), Nanoengineering

North Carolina Agricultural And Technical State University

Bachelor Of Technology (Btech), Electronics And Communications Engineering

Jamia Millia Islamia
FAQ

Frequently asked questions about Dilbagh Singh

Quick answers generated from the profile data available on this page.

What company does Dilbagh Singh work for?

Dilbagh Singh works for Google.

What is Dilbagh Singh's role at Google?

Dilbagh Singh is listed as Failure Analysis Engineer at Google.

What is Dilbagh Singh's email address?

AeroLeads has found 1 work email signal at @qorvo.com for Dilbagh Singh at Google.

Where is Dilbagh Singh based?

Dilbagh Singh is based in Greensboro--Winston-Salem--High Point Area, United States, United States while working with Google.

What companies has Dilbagh Singh worked for?

Dilbagh Singh has worked for Google, Qualcomm, Qorvo, Inc., North Carolina A&T State University, and Vihaan Networks.

How can I contact Dilbagh Singh?

You can use AeroLeads to view verified contact signals for Dilbagh Singh at Google, including work email, phone, and LinkedIn data when available.

What schools did Dilbagh Singh attend?

Dilbagh Singh holds Master Of Science (M.S.), Nanoengineering from North Carolina Agricultural And Technical State University.

What skills is Dilbagh Singh known for?

Dilbagh Singh is listed with skills including Chemical Vapor Deposition, Semiconductor Fabrication, Embedded Systems, Orcad Capture Cis, Altium Designer, Atomic Spectroscopy, Scanning Electron Microscopy, and Semiconductors.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.