Ajay Dubey Email and Phone Number
At Intel Corporation, my engineering leadership in AI Networking silicon is underscored by a history of spearheading advancements in High Performance Computing, and networking technologies such as IPUs, Smart NICs, and Network Function Accelerators. With a focus on cross-functional team leadership, we have navigated complex Silicon development, pre-and-post silicon validation, and hardware and firmware integrations to drive successful product launches.My technical acumen in ASIC, FPGA silicon development, and solutions based on them, honed over more than three decade, has been instrumental in defining project architectures and milestones. Our team's collaborative ethos facilitates the lab bring-up process, integrated silicon validation and customer support ensuring Intel's position at the cutting edge of AI and networking solutions.
-
Director Of Engineering, Ai Networking SocIntel Corporation Mar 2009 - PresentSanta Clara, California, UsIn my role as the Director Of Engineering, AI Networking SoC at Intel Corporation, I provided leadership on AIC Networking Silicon, overseeing projects such as IPUs, Smart NICs, and Network Function Accelerators. Working with cross-functional teams, I defined Landing Zone, MVP, and architecture, ensuring successful HW-FW/SW partition and lab bring up with a diverse team. My experience in both ASIC and FPGA development was crucial in achieving project milestones. -
Chairperson - High Speed Interface TrackEthernet Technology Summit 2013 - 2015Chaired High Speed Interface Design Track - Discussed next generation Backplane 50Gbps and beyond
-
Sr. Manager Silicon Engineering - Flash SocMicrosemi Corporation Feb 2008 - Jan 2009Aliso Viejo, Ca, UsResponsible for developing ASIC component for Actel's high end Flash SoC. Responsibilities included People management, Talent management, Technical leadership to develop Architecture, RTL , DV, and Physical Design. Led the evaluation of third party IPs for the integration of Flash SoCs. -
Senior Consultant, Application And Design Engineering ManagementPrism Circuits Jan 2009 - 2009Helped development and customers adaptation of Prism's high speed SerDes solutions -
Digital Design & Verification Lead 10G Ethernet PhyBroadcom Inc. 2006 - 2008Palo Alto, California, UsResponsible for digital logic development of 10G PHY products. Contributed to the Micro-architecture, Test plan development, RTL design, BFM & Test bench development, FPGA development, and lab bring-up and silicon validation of 10GB Ethernet PHY chips. Hired, trained, and mentored new members of the team -
Asic Cluster Lead -10Gbps Networking AsicsIntel Corporation Jul 2000 - Oct 2006Santa Clara, California, UsLed the development of of SONET Framer and OTN/Generic Framing Protocol mapper ASICs. Responsible for delivering MAS , register map, RTL , Verification, Regression, debug, code coverage, synthesis & Timing Analysis, and ECO implementation Owned and developed clusters of complex packet processing blocks from Micro-Architecture to the silicon bring up -
Asic / Hardware Design EngineerMiscellaneous Sep 1994 - Aug 2000AuASIC and FPGA design, verification, and Synthesis of customer turnkey projects
Ajay Dubey Skills
Ajay Dubey Education Details
-
San José State UniversitySoc Design -
University Of AllahabadElectronics And Telecommuications Engineering -
University Of AllahabadAnd Mathematics -
Indian Institute Of Technology (Banaras Hindu University), VaranasiElectrical And Electronics Engineering
Frequently Asked Questions about Ajay Dubey
What company does Ajay Dubey work for?
Ajay Dubey works for Intel Corporation
What is Ajay Dubey's role at the current company?
Ajay Dubey's current role is Director Of Engineering, AI Networking Silicon @ Intel | ASIC | FPGA | Platforms & Solutions Engineering.
What schools did Ajay Dubey attend?
Ajay Dubey attended San José State University, University Of Allahabad, University Of Allahabad, Indian Institute Of Technology (Banaras Hindu University), Varanasi.
What skills is Ajay Dubey known for?
Ajay Dubey has skills like Asic, Fpga, Verilog, Soc, Ic, Altera, Functional Verification, Modelsim, Tcl, Logic Design, Rtl Design, Static Timing Analysis.
Who are Ajay Dubey's colleagues?
Ajay Dubey's colleagues are Madhan Mohan, Sharene Ng, Morgan Chandler, Anthony Williams, Geoffrey H., 周巧晴, Prem Kumar Pandey.
Free Chrome Extension
Find emails, phones & company data instantly
Aero Online
Your AI prospecting assistant
Select data to include:
0 records × $0.02 per record
Download 750 million emails and 100 million phone numbers
Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.
Start your free trial