Summer Internship
During my internship at Intel Unnati Training, I worked on developing slow and fast algorithms within a Finite State Machine (FSM) framework, using Verilog HDL. The project aimed to design and implement these FSMs on an FPGA using the Intel Quartus Prime Lite platform. I wrote Verilog code to describe the FSMs, ensuring accurate state transitions and.