Edvard Mkrtchyan

Edvard Mkrtchyan Email and Phone Number

Sr. Analog and Mixed Signal Design Engineer @ Aragio Solutions
Plano, Texas
Edvard Mkrtchyan's Location
Plano, Texas, United States, United States
Edvard Mkrtchyan's Contact Details

Edvard Mkrtchyan work email

Edvard Mkrtchyan personal email

n/a
About Edvard Mkrtchyan

PROFESSIONAL SUMMARYA people-oriented Senior Analog/Mixed-signal Design Engineer/Team Lead with over then (10+) years of industrial experience in CMOS IC Design. Participated in over 25 projects with high volume productions. Experienced in complete product development lifecycle: from initial conception through design, verification, fabrication & testing. Extensive experience of working with different teams across the world (USA, CA, Europe, Egypt, Macau). Driven by project and team success.TECHNICAL SKILLS • Sr. Analog/mixed-signal engineer with primary focus on the design of high-speed serial interfaces (LVDS, HSIC, USB 2.0, USB 3.0, HDMI 1.4, MIPI D-PHY).• AFE level development (system modeling, creation of sub cells specifications, area estimation, top level layout floorplanning/supervision).• Transistor level design and layout supervision of analog building blocks (ADC, DAC, PLL, SERDES, High Speed TX/RX, Crystal Oscillators, full on chip Precision Current/Voltage References, Multipliers, Opamps, Comparators, Level-Shifters, Voltage Regulators, I/O.). • Experience in deep submicron planar CMOS (from 180nm down to 20nm) and FinFet (16nm, 10nm) analog design in most fabs and processes.• 2+ years of Analog Layout Design experience. • Solid experience in system verification (Co-Simulation, Reliability and EM/IR-Drop analysis).• Expertise in developing documentation/reports.• Strong team player with leadership qualities. Stress resistant with ability to work effectively under aggressive schedules. Highly motivated, quick learner with multi task skills. Outstanding communication, interpersonal and time management skills.EDA Tools• Schematic/Layout EditorsSynopsys Custom Designer (SE/LE/SAE), Cosmos(SE/LE), LASI, Cadence Virtuoso(SE).• SimulatorsHspice, FineSim, XA, NanoSim, Hsim, Matlab Simulink, NI LabVIEW.• VerificationMentor Graphics Calibre, Hercules, ICV.• ScopesSaber, CosmosScope, WaveView, AvanWaves.

Edvard Mkrtchyan's Current Company Details
Aragio Solutions

Aragio Solutions

View
Sr. Analog and Mixed Signal Design Engineer
Plano, Texas
Website:
aragio.com
Employees:
11
Edvard Mkrtchyan Work Experience Details
  • Aragio Solutions
    Sr. Analog And Mixed Signal Design Engineer
    Aragio Solutions
    Plano, Tx, Us
  • Aragio Solutions
    Sr. Analog/Mixed Signal Design Engineer
    Aragio Solutions Mar 2016 - Present
  • Synopsys
    Senior Ii Analog/Mixed Signal R&D Engineer
    Synopsys Jul 2013 - Mar 2016
    Sunnyvale, California, Us
    • USB2.0 IP DFT on FinFet technology (tsmc 16nm). Design of 480Mb/s transceiver including cable driver, receiver and squelch detector. Top level layout floorplaning and supervision. Test chip debugging. Design shipped to mass production.• Next Generation USB2.0 PHY development (smaller area, less power consumption) on tsmc 28nm technology. Design of HS/FS transmitter, disconnect detector and BC1.2 support. Implementation of customer specific functions. Design shipped to mass production.• MIPI D-PHY porting to UMC 40nm process (high volume production). LP-TX and HS-TX porting. • DFT of USB2.0 PHY on tsmc 20nm process (HS Transceiver design).Test chip debugging. Design shipped to mass production.• Couched 3 junior engineers from intern to full time R&D I engineer.• Supervised independent research of two Masters’ students in IC designThesis: “Precision full on chip current references”. Advisor: Dr. Ahsot HarutyunyanThesis: “Adaptive compensation in Voltage Regulators”. Advisor: Dr. Vazgen Melikyan
  • Synopsys
    Senior I Analog/Mixed Signal Ic Engineer
    Synopsys Jul 2010 - Jul 2013
    Sunnyvale, California, Us
    • Porting of USB3.0 PHY to UMC 40nm process. Design of 5Gb/s Transmitter and Serializer. • Porting of HSIC PHY to GF65nm process. Responsible for AFE.• Implemented BC1.2 specification. Developed differential disconnect detector for USB2.0 to override large ground offset due to new requirements of BC1.2 specification. • Made an invention for USB2.0 PHYs to meet BC1.2 spec. The profit of the invention has been valued as $1.5M/year. The invention has been applied to US patent and patented as "GROUND OFFSET MONITOR AND COMPENSATOR CIRCUIT" (Patent number - US 20130285641 A1).• Translated OTG2.0 specification into the hardware. Developed full test bench set and porting flow for OTG2.0.• Porting of USB2.0 PHY to various technologies and processes (tsmc28nm, ss28nm, umc40nm, tsmc55nm, tsmc65nm, gf65nm, etc.)
  • Synopsys
    Analog/Mixed Signal Ic R&D Engineer Ii
    Synopsys Jul 2007 - Jul 2010
    Sunnyvale, California, Us
    • Participated in development of the first in industry 1.8V USB2.0 PHY. Schematic and layout designer of the one of most challenging blocks in 1.8V USB2.0 design – OTG1.3. Developed technique for dynamic overstress protection of CMOS transistors from high voltages (5V of VBUS). Debugging of the 1.8V USB2.0 test chip. Design shipped to mass production.• Designed (from idea to integration in test chip) full on chip (without external precise element usage) +/-10% accurate current source for digital CMOS process. • Participated in porting of various building blocks of SYNOPSYS IPs to tsmc90nm, smic90nm, tsmc130nm, smic130nm, toshiba130nm. • Developed Voltage Regulator with ultra-low current consumption in idle mode (8uA).Layout design done as well. Regulator integrated in mass production chips.
  • Synopsys
    Analog/Mixed Signal Ic R&D Engineer I
    Synopsys Jul 2006 - Jul 2007
    Sunnyvale, California, Us
    • Low power Crystal Oscillator’s schematic and layout design.• 12Mb/s Transmitter porting to SMIC 180nm and DB180nm process.

Edvard Mkrtchyan Skills

Eda Analog Circuit Design Vlsi Debugging Asic Integrated Circuit Design Semiconductors Cmos Ic Mixed Signal Analog Spice Verilog Algorithms Testing Embedded Systems Soc Functional Verification Simulations R&d Very Large Scale Integration Circuit Design Integrated Circuits Physical Design Systemverilog Static Timing Analysis Rtl Design Timing Closure Application Specific Integrated Circuits Cmos Analog/mixed Signal Design Research And Development System On A Chip

Edvard Mkrtchyan Education Details

  • Yerevan State University
    Yerevan State University
    Physics Of Semiconductors And Microelectronics
  • Yerevan State University
    Yerevan State University
    Radiophysics And Electronics

Frequently Asked Questions about Edvard Mkrtchyan

What company does Edvard Mkrtchyan work for?

Edvard Mkrtchyan works for Aragio Solutions

What is Edvard Mkrtchyan's role at the current company?

Edvard Mkrtchyan's current role is Sr. Analog and Mixed Signal Design Engineer.

What is Edvard Mkrtchyan's email address?

Edvard Mkrtchyan's email address is ed****@****gio.com

What schools did Edvard Mkrtchyan attend?

Edvard Mkrtchyan attended Yerevan State University, Yerevan State University.

What are some of Edvard Mkrtchyan's interests?

Edvard Mkrtchyan has interest in Artificial Neural Networks, Solar, Children, Cars Ecu, Embedded Systems, Stirling Engines, Ann Applications In Microelectronics, Energy Regeneration, Environment, Science And Technology.

What skills is Edvard Mkrtchyan known for?

Edvard Mkrtchyan has skills like Eda, Analog Circuit Design, Vlsi, Debugging, Asic, Integrated Circuit Design, Semiconductors, Cmos, Ic, Mixed Signal, Analog, Spice.

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.