Senior Analogue Mixed-Signal Verification Engineer
Current- Collaborated with analogue and digital designers to comprehend schematic diagrams and cell functionality.- Develop System Verilog functional models to the cell blocks, and create v test cases to simulate the model against schematic results.- Implemented an automation perl script to streamline project initiation processes, facilitating the identification.