Nathan Skinner Email and Phone Number
Nathan Skinner work email
- Valid
Nathan Skinner personal email
- Valid
Experienced RTL Digital Design Engineer • Designer of custom multicore DSP processors • RTL HW targets of ASIC, FPGA and CPLD (all phases, micro-architecture to shipping and support)• Documentation, simulation, lint, CDC, gate- sims and timing closure. • Designed HW for AMBA protocols (AXI, AHB, APB)Experienced embedded FW engineer• Firmware development, ‘C’ language • Matlab for digital filter design• Implementation of embedded DSP digital filters (C language)• Emulator tools: TI (XDS510, Blackhawk), Microchip (Real ICE, ICD3) , ARM (Arium and Lauterbach• Digital interface driver design, debug and usage of SPI, I2C, CAN 2.0, RS-232, RS-485Analog and lab experience• PSpice for analog design and simulation• Analog filter design• Schematic capture in Mentor Graphics PADS or Cadence OrCAD• Lab bring-up (PCBA, FPGA, CPLD, SoC, DSP, uC)• Use of lab equipment for the purpose of debugging and validation: Oscilloscopes, Logic Analyzer, DSA, Signal Generator, DMM, Emulator/Debugger, Power Quality Analyzer• Data and statistical analysis for product specificationsProficient in Software /Hardware Languages:System Verilog (for design and verification with UVM), C, C++, PythonTools:Cadence NCSim/Simvision/Incisive/Palladium, Verdi, Mentor Graphics Questa and ModelSim, Synopsis Synplify, Synopsis Identify, Altera Quartus II, Xilinx ISE Suite, Xilinx Vivado, Code Composer, Keil C51, IAR MSP430, MPLAB, Matlab, Scrum (Agile), Cadence PSpice, PADS Schematic capture
-
Principal Soc Design EngineerWestern Digital Oct 2013 - PresentSan Jose, Ca, UsSoC IP designer and owner for various IP blocks over the years. Currently, ASIC design lead for custom multicore DSP processors. Previous ownership includes data path, data path protections and high-speed serial interfaces. Consistently deliver excellent results on time with aggressive schedules on multiple projects, often simultaneously. Successfully launched multiple SoCs into silicon, provided post silicon support. In addition to IP design, experienced in verification and testbench environment development (UVM). Work includes creating new UVM sequences, tests, scoreboards, register prediction and checking.Responsible for developing and supporting SoC based IP: • Scoping new features (design effort estimates)• Writing micro-architecture specifications for FW, Verification and other HW designer consumption• Implementing RTL (System Verilog)• Designing for low power, clock gating and recovery• Performing lint checking, warning evaluation and correction • Developing metal ECO’s via netlist manipulation • Evaluating CDC’s (clock domain crossings), implementing appropriate synchronization across clock domains• Timing closure and STA on physical design• Closing Code Coverage (FSM, Block and Expression)• Supporting Verification and FW efforts• Providing prototyping platform support (FPGA, Prodium, Palladium)• Experience designing HW for AMBA AXI, AHB and APB protocols
-
Senior Staff Fpga Design EngineerWestern Digital Apr 2012 - Oct 2013San Jose, Ca, UsResponsible for developing and supporting SoC based FPGA prototypes on Dini dual Xilinx Virtex 6 and single Virtex 7 platforms. Created and replaced SoC vendor IP PHYs (DDR3, SETM, SATA, SAS), PLLs/Clocks and I/O with Xilinx IP. Partitioned SoC across multiple FPGAs. Serialized AHB, APB buses, interrupts and various other signals to reduce I/O count between FPGAs using SerDes. Worked on all aspects of FPGA development: simulations, synthesis, place and route and timing closure. Translated SoC and created timing constraints for Multi-cycle Paths (MCP), clocks and false paths.Worked on all aspects of FPGA development:• Simulation• Synthesis • P&R (place and route)• Timing closure techniques (Pipelining, Timing Constraints {MCP, clocks, false paths})• Lab bring-up• Instrumented designs for debug
-
Senior Electrical/Firmware EngineerSchneider Electric Jan 2009 - Apr 2012Rueil Malmaison, Paris, FrHardware (HW) and Firmware (FW) design roles developing control boards to be used in multiple PV (Photo Voltaic) products (100kw – 630kw inverters).Firmware design work included:• FW design lead• TI DSP FW architecture• Implemented large portions of control board FW• Inverter current and voltage regulators• I2C driver for temp sensor• SPI drive for EEPROM• Many other features and functions• Designed digital filters with Matlab and implemented in CHardware design work included:• FPGA• HW fault detection• SPI interface to EPROM• Power bridge, DAC, ADC, CPLD interfaces• TI EMIF interface to DSP processor• CPLD• Designed watchdog timers to monitor multiple processors• Reset circuitry and board voltage source sequencing• Control board design (component selection, schematics and analog simulations)• Analog filter design (bandpass, anti-aliasing, power conditioning)• Board bring-up -
Electrical EngineerCustom Sensors & Technologies Jun 2005 - Jan 2009Designed and implemented engineering test hardware and firmware for Mixed Signal ASICs used for MEMS devices. This included the schematic design and component selection of test and control boards. Designs used in both lab and manufacturing environments. Test boards designed to withstand extreme temperature conditions, -40°C to 125°C temperature cycling.Hardware design work included:• Digital interface debugging and usage of SPI, CAN, RS-232• Debugged and validated designs with: Oscilloscopes, Logic Analyzer, DSA, Signal Generator, DMM• Data and statistical analysis used to develop product specifications• Analog design and simulation Cadence (PSpice)• Schematic capture of design done in Mentor Graphics PADS
Nathan Skinner Skills
Nathan Skinner Education Details
-
San José State UniversityAsic Design -
California State University, ChicoElectrical Engineering
Frequently Asked Questions about Nathan Skinner
What company does Nathan Skinner work for?
Nathan Skinner works for Western Digital
What is Nathan Skinner's role at the current company?
Nathan Skinner's current role is Principal ASIC Design Engineer at Western Digital.
What is Nathan Skinner's email address?
Nathan Skinner's email address is ns****@****ail.com
What schools did Nathan Skinner attend?
Nathan Skinner attended San José State University, California State University, Chico.
What skills is Nathan Skinner known for?
Nathan Skinner has skills like Fpga, Verilog, Xilinx, Altera, Matlab, Control, Embedded C, Embedded Software, Dsp, Cadence Virtuoso, Pads, Orcad.
Free Chrome Extension
Find emails, phones & company data instantly
Aero Online
Your AI prospecting assistant
Select data to include:
0 records × $0.02 per record
Download 750 million emails and 100 million phone numbers
Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.
Start your free trial