Rtl Design System On A Chip Cross Functional Communication Debugging Integration Microcontrollers Test Planning Semiconductors Digital Signal Processors Verilog C Matlab Python Assembly Language Embedded Systems Linux Teamwork Digital Ic Design Logic Design Lint Cdc Dv Logic Synthesis Formal Verification Dft Static Timing Analysis Timing Closure Low Power Design Clp Design Engineering Eco Tcl System Verification Application Specific Integrated Circuits Field Programmable Gate Arrays Digital Signal Processing Spi Wlan Radio Frequency Calibration System Verilog Assertion Code Coverage Xilinx Soc Integration Fpga Prototyping Autocad Backup Exec Cad Windows 7 Wsus Java Php Phpmyadmin Mysql Perl Javascript Ajax Css Propellerheads Reason Garageband Financial Computing Reuters Linear Programming