Principal Engineer
CurrentGraphic DRAMs Designer
Please complete the CAPTCHA to continue
@micron.com
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
Filippo Vitale is listed as Principal Engineer - Graphic DRAMs designer presso Micron Technology at Micron Semiconductor GmbH, based in Munich, Bavaria, Germany. AeroLeads shows a work email signal at micron.com and a matched LinkedIn profile for Filippo Vitale.
Filippo Vitale previously worked as Principal Engineer at Micron Semiconductor Gmbh and GDDR6/GDDR6X Senior Design Engineer at Micron Technology. Filippo Vitale holds Ingegnere, Elettronica, Gestionale, Elettrica from Università Degli Studi Di Napoli Federico Ii.
This section adds company-level context without repeating Filippo Vitale's masked contact details.
AeroLeads found 1 current-domain work email signal for Filippo Vitale. Compare company email patterns before reaching out.
Publications:An 8-Gb GDDR6X DRAM Achieving 22 Gb/s/pin With Single-Ended PAM-4 SignalingTimothy M. Hollis;Ronny Schneider;Martin Brox;Thomas Hein;Wolfgang Spirkl;Martin Bach;Mani Balakrishnan;Stefan Dietrich;Fabien Funfrock;Milena Ivanov;Natalija Jovanovic;Maksim Kuzmenka;Daniel Lauber;Juan Ocon-Garrido;David Ovard;K. Peter Pfefferl;Sven Piatkowski;Gabriele Piscopo;Manfred Plan;Jens Polney;Jan Pottgiesser;Stephan Rau;Filippo Vitale;Marc Walter;Marcos Alvarez-Gonzalez;Cristian Chetreanu;Andrea Sorrentino;Jörg Weller;Peter Mayer;Michael Richter;Casto Salobrena Garcia;Andreas Schneider;Shih Nern WongIEEE Journal of Solid-State CircuitsYear: 2022 | Volume: 57, Issue: 1 | Journal Article | Publisher: IEEEAn 8-Gb 12-Gb/s/pin GDDR5X DRAM for Cost-Effective High-Performance ApplicationsMartin Brox;Mani Balakrishnan;Martin Broschwitz;Cristian Chetreanu;Stefan Dietrich;Fabien Funfrock;Marcos Alvarez Gonzalez;Thomas Hein;Eugen Huber;Daniel Lauber;Milena Ivanov;Maksim Kuzmenka;Christian N. Mohr;Juan Ocon Garrido;Swetha Padaraju;Sven Piatkowski;Jan Pottgiesser;Peter Pfefferl;Manfred Plan;Jens Polney;Stephan Rau;Michael Richter;Ronny Schneider;Ralf Oliver Seitter;Wolfgang Spirkl;Marc Walter;Jörg Weller;Filippo VitaleIEEE Journal of Solid-State CircuitsYear: 2018 | Volume: 53, Issue: 1 | Journal Article | Publisher: IEEEValidation by Measurements of an IC Modeling Approach for SiP ApplicationsTelmo R. Cunha ; Hugo M. Teixeira ; José C. Pedro ; Igor S. Stievano ; Luca Rigazio ; Flavio G. Canavero ; Roberto Izzi ; Filippo Vitale ; Antonio GirardiIEEE Transactions on Components, Packaging and Manufacturing TechnologyYear: 2011 | Volume: 1, Issue: 8 | Journal Article | Publisher: IEEEBehavioral Modeling of IC Memories From Measured DataIgor S. Stievano ; Luca Rigazio ; Flavio G. Canavero ; Telmo R. Cunha ; José C. Pedro ; Hugo M. Teixeira ; Antonio Girardi ; Roberto Izzi ; Filippo VitaleIEEE Transactions on Instrumentation and MeasurementYear: 2011 | Volume: 60, Issue: 10 | Journal Article | Publisher: IEEEModeling of IC power supply and I/O ports from measurementsI. S. Stievano ; L. Rigazio ; I. A. Maio ; A. Girardi ; R. Izzi ; F. Vitale ; T. Lessio2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and SystemsYear: 2009 | Conference Paper | Publisher: IEEE
Listed skills include Perl, Verilog, Vhdl, Fpga, and 20 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Monaco Di Baviera, Baviera, Germania
Graphic DRAMs Designer
Naples Design Center Research & Development Design Automation; Main activities and responsibilities:Development and deployment of CAD methodologies and strategies for logical verification and transistor level full-chip verification for Flash memories, for Naples, Agrate and Seul design communities.Testing and validation of CAD Tools supporting the.
AMS Methodolgies developmentDigital Verification methodolgies development; System validation; QEMU/QEMU SystemC Emulation
Development and deployment of CAD methodologies and strategies for logical verification and transistor level full-chip verification for Flash memoriesTesting and validation of CAD Tools supporting the methodologies developed
Invoice reconciliation. Supervision to the physical inventory compilation.
Compilation of physical inventory
Graduating marks: 105/110 Title of the thesis: PROJECT AND OPTIMIZATION OF LOW-POWER CMOS FLIP-FLOPS IN A 0,35m TECHNOLOGY
Marks
Quick answers generated from the profile data available on this page.
Filippo Vitale works for Micron Semiconductor GmbH.
Filippo Vitale is listed as Principal Engineer - Graphic DRAMs designer presso Micron Technology at Micron Semiconductor GmbH.
AeroLeads has found 1 work email signal at @micron.com for Filippo Vitale at Micron Semiconductor GmbH.
Filippo Vitale is based in Munich, Bavaria, Germany while working with Micron Semiconductor GmbH.
Filippo Vitale has worked for Micron Semiconductor Gmbh, Micron Technology, Stmicroelectronics, and Navy Exchange.
You can use AeroLeads to view verified contact signals for Filippo Vitale at Micron Semiconductor GmbH, including work email, phone, and LinkedIn data when available.
Filippo Vitale holds Ingegnere, Elettronica, Gestionale, Elettrica from Università Degli Studi Di Napoli Federico Ii.
Filippo Vitale is listed with skills including Perl, Verilog, Vhdl, Fpga, Ic, Simulations, Cadence, and Tcl.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contactsCheck these profiles if this is not the Filippo Vitale you were looking for.