Francisco Ramirez
AeroLeads people directory · profile

Francisco Ramirez Email & Phone Number

Engineering Manager at Intel Corporation
Location: Guadalajara, Jalisco, Mexico 14 work roles 2 schools
LinkedIn matched
✓ Verified August 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Engineering Manager
Location
Guadalajara, Jalisco, Mexico
Company size

Who is Francisco Ramirez? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Francisco Ramirez is listed as Engineering Manager at Intel Corporation, a with 133841 employees, based in Guadalajara, Jalisco, Mexico. AeroLeads shows a matched LinkedIn profile for Francisco Ramirez.

Francisco Ramirez previously worked as Program Manager for Electrical Validation group at Intel Corporation and Mechanical Engineer Manager at Intel Corporation. Francisco Ramirez holds Master'S Degree, Quality And Manufacturing Systems from Instituto Tecnologico De Monterrey.

Company email context

Email format at Intel Corporation

This section adds company-level context without repeating Francisco Ramirez's masked contact details.

Intel Corporation

Review company-level records connected to Francisco Ramirez before choosing the right outreach path.

Profile bio

About Francisco Ramirez

Mechanical Engineer Manager with expertise in product design and project management activities. Capable to lead engineers in projects that include product design, simulations, prototype testing, drawings creation using GD&T, BOM creation, FEA analysis, thermal analysis and stack-up analysis. Experience working with AGILE philosophy as a Product Owner of a SCRUM team planning team activities according with the feature party per release checking the project progress daily with a tracking tool called Rally. Abel to work as a people manager with experience managing group of engineers and technicians. Focused on innovation having five USA patents, two tread secrets, eight DTTC papers and 3 more IDF’s applications under consideration.

Current workplace

Francisco Ramirez's current company

Company context helps verify the profile and gives searchers a useful next step.

Intel Corporation
Intel Corporation
Engineering Manager
santa clara, california, united states
Website
Employees
133841
AeroLeads page
14 roles · 40 years

Francisco Ramirez work experience

A career timeline built from the work history available for this profile.

Program Manager For Electrical Validation Group

Current

Guadalajara, Mexico Metropolitan Area

Program manager for Electrical Validation team in charge of the full electrical validation of the future silicone for server programs. Responsible to set product requirements based on customer expectations.I am responsible for creating validation schedule and program indicators, plan equipment for testing and tracking program milestones. Responsible for plan laboratory needs like electricity, air compressed and special needs for testing. Follow up on thermo-mechanical needs to match with product requirements.Responsible to set up weekly meetings in post testing and Power On testing.Responsible for sitting tracking in a database to track sitting del¡velopment until its closure

Sep 2020 - Present

Mechanical Engineer Manager

Zapopan, Jalisco, Mexico

This group is responsible for the design and implementation of validation sockets and thermal mechanical systems for next generation CPUs and memory packages. Responsible for continuing having a strong GDC mechanical team and driving the qualification of new socket technologies to address future validation challenges. Created a learning and integration plan for new hires to train the new mechanical engineers in group design methodologies and design processes. Providing day to day coaching and mentorship to the new hires to bring them to the expected productivity level. Used to have weekly 1 to 1 with the team members providing regular performance feedback to the team members and set job level expectations. I used to evaluate the gaps in technical and soft skills and arranged training classes to the team. Led team building initiatives and implemented Strengths Finder session to the team to understand the team orientation and strengths. I performed evaluations and development plan for the team, focused on a cross training activity learning thermal simulations and debug design.Senior Mechanical Engineer (September 2008 – May 2013)I owned the development of validation sockets, Interposer hardware and mechanical retentions for the entire server program. I presented socket development updates in different forums and Geos.

Sep 2013 - Oct 2022

Project Manager Scrum Master

Zapopan, Jalisco, Mexico

Experience working with AGILE philosophy as a Product Owner of a SCRUM team planning team activities according with the feature party per release checking the project progress daily with a tracking tool called Rally.

Jan 2013 - 2018

Senior Mechanical Design Engineer

Zapopan, Jalisco, Mexico

I owned the development of validation sockets; Interposer hardware and mechanical retentions designs for server programs. I presented socket development updates in different forums, engaged with package designer’s team, lead engineers, platform architects and program managers across multiple organizations and led weekly socket working group meetings. Developed the thermo-mechanical retention hardware for Server package and Pre-Power On interposer leveraging from other solution. I performed structural analysis using ANSYS software, completing the hardware testing and delivered a robust mechanical solution for Pre-Power On needs, developed and executed a mechanical validation plan.I delivered the installation instructions manuals for all thermos-mechanical solutions. I delivered to Intel my designs plus innovation to Intel during my work as a mechanical engineer, next is a list of those: Innovation, Technical publications and IDF’s at Intel.DTTC Paper accepted for Publication internally at Intel:• OPIO test mezzanine card solution for KNL• Innovative Mechanical and Thermal Solutions for Knights Corner• MPI Socketed Systems MPI Socket Mechanical, Electrical Modeling and cost Analysis in DVP• Mid-Bus Probing Interposer Solution for KNC-GDDR5 Memory Channel• Mechanical and Electrical design solution for KNC Package top side probing• Knights family thermo-mechanical design evolution in post-silicon validation• First Ever Multi-PoP Socket and Its Role in Reducing KNL Post-Si Validation Time• Breakthrough Validation Socket Technologies for Form Factor and OEM Boards

Sep 2008 - May 2013

Mechanical Development Engineer

Tlaquepaque, Jalisco, Mexico

I worked as a mechanical engineer in the CV (Commercial Vehicles) department, in charge of the Freightliner and Mack Trucks instrument clusters doing new product quotations and soling manufacturing problems.

Sep 2007 - Sep 2008

Mechanical Engineer

Guadalajara, Mexico Metropolitan Area

I worked doing DFA studies to the Mechanical Assembly and be focused on reduction of parts and Stack Up tolerance analysis preventing components interferences.

May 2007 - Sep 2007

Mechanical Design Engineer

Mexicali, Baja California, Mexico

I worked as a mechanical instrumentation Engineer designing instrumentation fixture for rakes and probes to be used during the Pressure and temperature Test engines.

Sep 2006 - Sep 2007

Mechanical Development Engineer

Tlaquepaque, Jalisco, Mexico

I worked as a Lighting Engineer at “Auburn Hills” facility, in that period (two months) I did participate in a patent called: Compensation free illumination of instrument cluster display. Patent was released by the Patent US department; the patent number is: 7575331

Jan 2005 - Dec 2006

Research Development Mechanical Engineer

Hp

Guadalajara, Mexico Metropolitan Area

&D Mechanical Engineer for Paper Handling devices doing the mechanical design of the Booklet maker and stapler stacker assembly. I got three patents released by the Patent US department, the patent number are: 6,827,346 called: “Method and apparatus for making booklets”. Patent number: 7,093,339 called: “Media fastening”. Patent number: 7,111,378 called: “Fastener closing”.

2002 - 2005 ~3 yrs

Packaging Development Engineer

Hp

Guadalajara, Jalisco, Mexico

started Packaging Engineering as a second skill. The plan was to have in the 2000 year the complete Packaging Engineering responsibility at the site. This activity includes the design.

2000 - 2002 ~2 yrs

Safety Engineer

Hp

Guadalajara, Mexico Metropolitan Area

I got the Safety and Regulations Engineer responsibilities focus on getting the international Safety and Regulation requirements like UL, CB, CSA and NOM.

2000 - 2002 ~2 yrs

Quality Assurance Engineer

Hp

Guadalajara, Jalisco, Mexico

As a Quality Engineer, I was responsible of Mechanical, Acoustic and Climatic Testing for all the Paper Handling Devices and set up a mechanical lab adding Acoustic laboratory capabilities at the site.

1997 - 2000 ~3 yrs

Research Development Mechanical Engineer

Guadalajara, Mexico Metropolitan Area

I worded as a mechanical engineer designing corded phone plastic housings like the135 Corded phone Telephone .My main contributions were: To finish the project 3 weeks ahead of the original schedule and a patent application called: “Reversible Base” which is a unique and complex design due the small space between the Lower Housing and the Base. US patent number is: 6,240,182.

1994 - 1997 ~3 yrs

Mechanical Design Engineer

El Salto, Jalisco, Mexico

I worked as a mechanical designer and product engineer of forja dies and tooling cuts for brass introducing the new forja products to the production line. I worked as a Tool Room and Design Department supervisor in charge of the design and tool fabrication managing eight Mechanical Technicians. My responsibilitieswere people management, forja dies production, heat treatment and the Tool Room Production Plan.

1987 - 1994 ~7 yrs
Team & coworkers

Colleagues at Intel Corporation

Other employees you can reach at intel.com. View company contacts for 133841 employees →

2 education records

Francisco Ramirez education

FAQ

Frequently asked questions about Francisco Ramirez

Quick answers generated from the profile data available on this page.

What company does Francisco Ramirez work for?

Francisco Ramirez works for Intel Corporation.

What is Francisco Ramirez's role at Intel Corporation?

Francisco Ramirez is listed as Engineering Manager at Intel Corporation.

Where is Francisco Ramirez based?

Francisco Ramirez is based in Guadalajara, Jalisco, Mexico while working with Intel Corporation.

What companies has Francisco Ramirez worked for?

Francisco Ramirez has worked for Intel Corporation, Continental, Soles, Honeywell, and Siemens.

Who are Francisco Ramirez's colleagues at Intel Corporation?

Francisco Ramirez's colleagues at Intel Corporation include Kenneth Surdyk, Khem Pokhrel, Michael Lissy, Bo Zhang, and Noam Naveh.

How can I contact Francisco Ramirez?

You can use AeroLeads to view verified contact signals for Francisco Ramirez at Intel Corporation, including work email, phone, and LinkedIn data when available.

What schools did Francisco Ramirez attend?

Francisco Ramirez holds Master'S Degree, Quality And Manufacturing Systems from Instituto Tecnologico De Monterrey.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Francisco Ramirez you were looking for.

View similar profiles