Frederic Drapeau

Frederic Drapeau Email and Phone Number

Directeur Infrastructure & TI @ Boréas Technologies
Frederic Drapeau's Location
Waterloo, Quebec, Canada, Canada
Frederic Drapeau's Contact Details

Frederic Drapeau personal email

n/a
About Frederic Drapeau

As a senior CAD and Physical designer, I have over 18 years of semiconductor device and mask design, including analog, mixed signal, digital P&R and MEMS experience. I have a deep understanding of analog and MEMS layout requirements including electro migration, noise effect in a mixed signal design environment and process impact on MEMS device. Having participated in different semiconductor designs (MEMS, analogue and mixed-signal), it has allowed me to perfect my layout/mask data preparation expertise and achieve a solid understanding of the semiconductor process.Specialties: High Voltage (300V +) Application specific ICFull custom analogue layoutHigh pin count analogue layout

Frederic Drapeau's Current Company Details
Boréas Technologies

Boréas Technologies

View
Directeur Infrastructure & TI
Frederic Drapeau Work Experience Details
  • Boréas Technologies
    Directeur Infrastructure Et Ti
    Boréas Technologies Jan 2023 - Present
    Bromont, Quebec, Ca
  • Boréas Technologies
    Information Technology & Infrastructure Manager
    Boréas Technologies Apr 2018 - Dec 2023
    Bromont, Quebec, Ca
  • Boréas Technologies
    Infrastructure Coordinator/Layout Designer
    Boréas Technologies Apr 2017 - Dec 2023
    Bromont, Quebec, Ca
  • Teledyne Dalsa
    Senior Physical Designer
    Teledyne Dalsa 2004 - Mar 2017
    Waterloo, On, Ca
    • Responsible of the mask data preparation for CMOS and MEMS device.• Physical layout of ESD and latch-up protection on bonding pad and IO device.• Physical layout design of analogue and digital high voltage MEMS driver.• Interfacing with the photo group for alignments strategy and metrology structure.• Design reverse engineering to determined failure cause and solution.• Active participation in MEMS project to insured manufacturability and long term product stability.• Responsible for the Mask Data Preparation group CAD infrastructure and software.• Responsible of the “Mask Time Response” amelioration group formed by member of three different groups to improved first prototype turnaround time for MEMS project.
  • Goal Semiconductor
    Physical Designer
    Goal Semiconductor Aug 1997 - Oct 2003
    • Sole responsibility for over 3 years of layout design at Goal Semiconductor• Regularly interfacing, negotiating and coordinating with over 5 different foundries. • Interfacing with analog & digital design groups and layout design.• Responsibility for multiple IC design layout, ranging from a small quad switch array to a large mixed signal design in a deep sub micron process with embedded flash memory.• Performing automatic place and route of digital design (Running at 200 MHz with memory and analog hard bloc).• Performing manual layout of analog bloc (with high match device), large bolometric array and extremely high voltage chip.• Analyzing different analog bloc’s to match their correct implementation in a mixed signal environment. • Performing chip assembly and verification of mixed signal chip with 100k gate, different analog bloc and memory bank.• Performing verification and debugging at bloc and chip level.• Creating verification files (LVS, DRC and LPE) for Dracula and Diva.• Administration of 3 UNIX stations and different software associated with layout.• Responsibility of maintaining technology files and library database. Creation of different scripts to assist layout verification and numerous repetitive tasks.

Frederic Drapeau Skills

Ic Cmos Semiconductors Physical Design Mixed Signal Asic Physical Verification Cadence Virtuoso Integrated Circuit Design Analog Mems Vlsi Drc Layout Versus Schematic Integrated Circuits Floorplanning Design Rule Checking Application Specific Integrated Circuits Analog Circuit Design Sensors Layout Electronics Lvs Virtuoso Layout Editor Cad Cadence Cadence Virtuoso Layout Editor Cadence Schematic Capture Assura Cadence Skill

Frederic Drapeau Education Details

  • Cegep La Pocatiere
    Cegep La Pocatiere
    Technologies Physique

Frequently Asked Questions about Frederic Drapeau

What company does Frederic Drapeau work for?

Frederic Drapeau works for Boréas Technologies

What is Frederic Drapeau's role at the current company?

Frederic Drapeau's current role is Directeur Infrastructure & TI.

What is Frederic Drapeau's email address?

Frederic Drapeau's email address is fr****@****lsa.com

What schools did Frederic Drapeau attend?

Frederic Drapeau attended Cegep La Pocatiere.

What skills is Frederic Drapeau known for?

Frederic Drapeau has skills like Ic, Cmos, Semiconductors, Physical Design, Mixed Signal, Asic, Physical Verification, Cadence Virtuoso, Integrated Circuit Design, Analog, Mems, Vlsi.

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.