Gargi Sunil Email & Phone Number
Who is Gargi Sunil? Overview
A concise factual answer block for searchers comparing this professional profile.
Gargi Sunil is listed as MSc Imperial College London| JN Tata Scholar| KCMET Scholar| ex-ISRO Senior Satellite Payload Data Handling Electronics Designer| IIST at Riverlane, a with 27 employees, based in London, England, United Kingdom. AeroLeads shows a matched LinkedIn profile for Gargi Sunil.
Gargi Sunil previously worked as Senior FPGA Design Engineer at Riverlane and Scientist/Engineer SD at Space Applications Centre, Isro. Gargi Sunil holds Master Of Science - Msc, Analogue And Digital Integrated Circuit Design, Distinction, Msc Adic Outstanding Achievement Prize from Imperial College London.
Email format at Riverlane
This section adds company-level context without repeating Gargi Sunil's masked contact details.
Review company-level records connected to Gargi Sunil before choosing the right outreach path.
About Gargi Sunil
I am a senior hardware engineer with six years of experience in FPGA/SoC based designs, specializing in Data Handling Electronics for Electro-optical Satellite Payloads. My journey began with a BTech in Avionics at the Indian Institute of Space Science and Technology, where I ranked in the top 10% of my class. Joining Space Applications Centre, ISRO as a scientist/engineer fulfilled my decade-long dream.My passion for high-speed microelectronics grew rapidly as I took up diverse projects spread across multiple domains such as channel coding, cryptography, formatting, image processing, real-time schedulers and deep learning. I swiftly learned multiple software development tools, new concepts, hardware devices, and their quality assurance procedures, gaining expertise in programming languages such as embedded C, VHDL, and Python, along with integrated development environments like Xilinx Vivado, ISE, Vitis AI, Microchip Libero IDE and Keil MicroVision. I have worked on hardware platforms like AMD Xilinx Virtex 5, Zynq SoC, Zynq Ultrascale+ MpSoC as well as Microchip RTG4, RTAX and ProAsic3E.
Gargi Sunil's current company
Company context helps verify the profile and gives searchers a useful next step.
Gargi Sunil work experience
A career timeline built from the work history available for this profile.
Scientist/Engineer Sd
Responsibilities:• Performing FPGA-based Payload Data Handling Electronics (PDHE) design and development for 2 earth-observation satellites, and VHDL-based testbench development and MATLAB-based test unit development for PDHE verification.• Conducting R&D for edge deployment of Onboard Cloud Detection CNN algorithms• Collaborating with 10+ Designers from Systems, Detector Design, Analog Front-End and Baseband Data Handling System teams to finalize interface requirements and carry out interface testing and verification.• Performing payload-level and satellite-level testing in close coordination with Ground Checkout team and UR Rao Satellite Centre (URSC), respectively.Achievements:• Successfully tested, verified, and flagged off payloads of Oceansat-3 and Indian Nanosatellite-2B (currently operational satellites providing high quality images), within stipulated time.• Developed multiple technologies for the first-time in ISRO electro-optical payloads, including Neural Network-based algorithm and RTG4-based DDR2 controller interface (Indian Nanosatellite-2B).• Selected as one of the 3 scientists (among 140) to be promoted with highest performance-based incentives for July 2021.
Scientist/Engineer Sc
Responsibilities:• Performed payload data handling electronics design and development for 6 earth observation satellites (GISAT-1, GISAT-2, Cartosat-3, Cartosat-3A, HySIS and GSAT-29); Performed R&D of Solid State Recorder for geostationary satellites.• Collaborated with 30+ Designers from Systems, Detector Design, Analog Front-End and Baseband Data Handling System teams to finalize interface requirements, and carry out interface testing and verification.• Prepared Payload Telecommand and Telemetry Detail Document for circulation to URSC and ISTRAC; Prepared documentation for PDHE Datapack, PDHE Test Cases (70+ testcases), and Payload Data Format, for URSC and NRSC.• Coordinated with URSC, ISRO Telecommand, Telemetry and Command Network (ISTRAC) for telecommand telemetry sequence verification and National Remote Sensing Centre (NRSC) for ground segment payload data format clarification. • Represented the division of 30 members, in a task team to conduct studies on recent developments in data handling electronics employed in small satellites, and submitted preliminary report.Achievements:• Received the highest grade for Annual Performance Appraisal Report of 2020; Ranked highest among 58 colleagues in Application Specific Module Examination of IITP, ISRO (Jan 2019).• Successfully tested, verified, and flagged off payloads of Cartosat-3, HySIS, and GSAT-29 (currently operational satellites providing high quality images) and GISAT-1, within stipulated time.• Developed multiple technologies for the first-time in ISRO electro-optical payloads, including ground beacon detection and tracking algorithm (for ISRO’s first optical communication payload), firmware-based payload controller (HySIS), environment monitoring and fire detection (for ISRO’s first manned space mission).• Trained 10+ Xilinx, Microchip and MATLAB representatives on functional responsibilities and to resolve software bugs.
Colleagues at Riverlane
Other employees you can reach at riverlane.io. View company contacts for 27 employees →
Rojalin Mishra
Colleague at RiverlanePeterborough, England, United Kingdom
View →
GG
Gyorgy Geher
Colleague at RiverlaneCambridge, England, United Kingdom
View →
MT
Mark Turner
Colleague at RiverlaneCambridge, England, United Kingdom
View →
AV
Alvaro Veliz Osorio
Colleague at RiverlaneUnited Kingdom
View →
DS
Dan Seremet
Colleague at RiverlaneCambridge, England, United Kingdom
View →
JC
Joan Camps
Colleague at RiverlaneGreater Cambridge Area, United Kingdom
View →
ET
Eve Townsend
Colleague at RiverlaneUnited Kingdom
View →
MB
Marius Bothe
Colleague at RiverlaneLondon, England, United Kingdom
View →
CR
Cai Rees-Manuel
Colleague at RiverlaneUnited Kingdom
View →
AJ
Alex Jeckells
Colleague at RiverlaneEly, England, United Kingdom
View →
Gargi Sunil education
Master Of Science - Msc, Analogue And Digital Integrated Circuit Design, Distinction, Msc Adic Outstanding Achievement Prize
Bachelor Of Technology - Btech, Avionics, 8.82/10
Frequently asked questions about Gargi Sunil
Quick answers generated from the profile data available on this page.
What company does Gargi Sunil work for?
Gargi Sunil works for Riverlane.
What is Gargi Sunil's role at Riverlane?
Gargi Sunil is listed as MSc Imperial College London| JN Tata Scholar| KCMET Scholar| ex-ISRO Senior Satellite Payload Data Handling Electronics Designer| IIST at Riverlane.
Where is Gargi Sunil based?
Gargi Sunil is based in London, England, United Kingdom while working with Riverlane.
What companies has Gargi Sunil worked for?
Gargi Sunil has worked for Riverlane and Space Applications Centre, Isro.
Who are Gargi Sunil's colleagues at Riverlane?
Gargi Sunil's colleagues at Riverlane include Rojalin Mishra, Gyorgy Geher, Mark Turner, Alvaro Veliz Osorio, and Dan Seremet.
How can I contact Gargi Sunil?
You can use AeroLeads to view verified contact signals for Gargi Sunil at Riverlane, including work email, phone, and LinkedIn data when available.
What schools did Gargi Sunil attend?
Gargi Sunil holds Master Of Science - Msc, Analogue And Digital Integrated Circuit Design, Distinction, Msc Adic Outstanding Achievement Prize from Imperial College London.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialCheck these profiles if this is not the Gargi Sunil you were looking for.
View similar profiles