Gary Keyes
AeroLeads people directory · profile

Gary Keyes Email & Phone Number

Digital and System Design Engineer | Digital Design, Platform and Processors
Location: Portland, Oregon Metropolitan Area, United States 8 work roles 1 school
2 work emails found @intel.com 1 phone found area 408 LinkedIn matched
✓ Verified Jul 2026 4 data sources Profile completeness 86%

Contact Signals · 2 work emails · 1 phone

Work email g****@intel.com
Direct phone (408) ***-****
LinkedIn Profile matched
3 free lookups remaining · No credit card
Role
Digital and System Design Engineer | Digital Design, Platform and Processors
Location
Portland, Oregon Metropolitan Area, United States

Who is Gary Keyes? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Gary Keyes is listed as Digital and System Design Engineer | Digital Design, Platform and Processors based in Portland, Oregon Metropolitan Area, United States. AeroLeads shows a work email signal at intel.com, phone signal with area code 408, and a matched LinkedIn profile for Gary Keyes.

Gary Keyes previously worked as Power and Performance Engineer at Intel Corporation and Innovation Product Architecture and Planning at Intel Corporation. Gary Keyes holds Bsee, Computer Architecture And Electrical Engineering from St. Cloud State University - College Of Engineering And Science.

Company email context

Email format at intel.com

This section adds company-level context without repeating Gary Keyes's masked contact details.

{first}.{last}@intel.com
89% confidence

AeroLeads found 2 current-domain work email signals for Gary Keyes. Compare company email patterns before reaching out.

Profile bio

About Gary Keyes

With over thirty years of experience at Intel Corporation, I am a Digital Design engineer who specializes in system, hardware, and software integration. I am passionate about developing and deploying next-generation capabilities that enhance the performance, efficiency, and reliability of Intel's innovation products.As the primary design architect for the Intel Joule Module, I planned and executed the power and performance optimization for the system on a chip (SoC) platform. I also led the hardware engineering team for the mobile point of sale (MPOS) technology, which integrated an Android smartphone with a secure payment device. I have a proven track record of delivering products that meet high standards of quality, security, and compliance, as well as customer satisfaction. I am also a certified Python programmer by MITx, which enables me to leverage data science and computational thinking skills for solving complex engineering problems.

Listed skills include Semiconductors, Soc, Processors, Verilog, and 14 others.

8 roles

Gary Keyes work experience

A career timeline built from the work history available for this profile.

Power And Performance Engineer

Portland, Oregon Area

Aug 2017 - Feb 2019

Innovation Product Architecture And Planning

Planning and Architecture for the Innovation Product family at Intel Corp. Primary design architect for the Intel Joule Module. Plan, develop and deploy next-gen capabilities. Power is found in the holistic integration of system, hardware, and software platforms.

Nov 2015 - Aug 2017

Hardware Engineer Lead

Senior System Design Engineer for Mobile Point of Sale Technology (MPOS). Designed and built an MPOS with EMV, Pin, & Mag stripe capability; which integrates to an Android smartphone. The system meets PCI PED 4.0 and EMV L1 & L2 certs.

Dec 2013 - Nov 2015

Sr. Notebook Platform Engineer

Notebook platform definition and development for future products (2-4 years)

Jan 2005 - Apr 2011

Hardware Design Manager

Hardware manager for Intel desktop board design teams. Managed multi-function development teams that developed and delivered intel desktop board products. Lead multi-function Product development team with responsibility for product cost, schedule and quality.

Mar 1996 - Dec 2004

Notebook Validation Architecture

Jun 1988 - Mar 1996

Pc Hardware Design Engineer

Cpt Corp

Eden Prairie, Mn

Jul 1985 - Jun 1988
1 education record

Gary Keyes education

  • St. Cloud State University - College Of Engineering And Science
    St. Cloud State University - College Of Engineering And Science
    Computer Architecture And Electrical Engineering
FAQ

Frequently asked questions about Gary Keyes

Quick answers generated from the profile data available on this page.

What is Gary Keyes's role at their current company?

Gary Keyes is listed as Digital and System Design Engineer | Digital Design, Platform and Processors.

What is Gary Keyes's email address?

AeroLeads has found 2 work email signals at @intel.com for Gary Keyes.

What is Gary Keyes's phone number?

AeroLeads has found 1 phone signal(s) with area code 408 for Gary Keyes.

Where is Gary Keyes based?

Gary Keyes is based in Portland, Oregon Metropolitan Area, United States.

What companies has Gary Keyes worked for?

Gary Keyes has worked for Intel Corporation, Intel Corp, Intel, and Cpt Corp.

How can I contact Gary Keyes?

You can use AeroLeads to view verified contact signals for Gary Keyes, including work email, phone, and LinkedIn data when available.

What schools did Gary Keyes attend?

Gary Keyes holds Bsee, Computer Architecture And Electrical Engineering from St. Cloud State University - College Of Engineering And Science.

What skills is Gary Keyes known for?

Gary Keyes is listed with skills including Semiconductors, Soc, Processors, Verilog, Asic, Ic, Signal Integrity, and Embedded Systems.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Gary Keyes you were looking for.

View similar profiles