Greg Wald

Greg Wald Email and Phone Number

Senior Semiconductor Engineer | Process Integration | CMOS Device | Semiconductor Device Characterization | FEOL | NPI | JMP | Communication and Collaboration | Group Problem Solving | Data Mining | JMP
Greg Wald's Location
Haymarket, Virginia, United States, United States
About Greg Wald

Senior Electrical Engineer with extensive experience in creating semiconductor manufacturing solutions. Leverages a background in complex problem solving and project planning to successfully achieve yield, quality, and reliability goals. Develops successful teams and collaboration, enabling technical growth while driving optimal business solutions.

Greg Wald's Current Company Details

Senior Semiconductor Engineer | Process Integration | CMOS Device | Semiconductor Device Characterization | FEOL | NPI | JMP | Communication and Collaboration | Group Problem Solving | Data Mining | JMP
Greg Wald Work Experience Details
  • Micron Technology
    Nand/Nor Process Integration Engineer
    Micron Technology Mar 2019 - Feb 2023
    Manassas, Virginia, United States
    NAND/NOR Process IntegrationResponsible for CMOS support for 3 FLASH and 1 NOR technology nodes, focus on NOR Automotive capability in last 2 years• Author and co-author on two internal papers regarding process and design improvements to allow for tightening automotive requirements on legacy parts• Key contributor to setup and execution of change business process for addition of Backend tests to Fab test flow• Business process owner for Global Parametric Monitoring System for the Manassas site. Key contributor to Global Parametric Monitoring System change requirements, testing and deployment of new solutions.
  • Micron Technology
    Dram Process Integration Engineer
    Micron Technology Jan 2018 - Feb 2019
    Manassas, Virginia, United States
    Responsible for transfer of DRAM CMOS and FEOL technology• Successfully transferred CMOS solution for 4 DRAM designs from Taiwan and 1 design from Japan to Manassas • Empowered CMOS sustaining engineer with recommendations for evaluations and specification changes for the most recent design• Transformed static refresh performance from failing spec to Micron best in class for the technology node
  • Micron Technology
    Nand/Nor Process Integration Engineer
    Micron Technology Jan 2016 - Jun 2018
    Manassas, Virginia, United States
    Responsible for transfer of NAND Process flow and CMOS technology• Successfully transferred process flow and CMOS solution for 5 NAND designs from from Singapore to Manassas.• Coordinated PI deliverables for New Part Introduction (NPI) and qualification of all design IDs• Coordinated Manassas FLASH yield predictions and updates to the global business process• CMOS support for High Volume Manufacturing (HVM) – process centering, monitoring and improvements – process equipment qualifications
  • Micron Technology
    Nand Process Integration Engineer
    Micron Technology Jan 2012 - Jan 2016
    Manassas, Virginia, United States
    Responsible for transfer of Process flow, FEOL, MOL and CMOS technology of 5 NAND designs from Lehi, UT to Manassas• Successfully transferred process flow and CMOS solution for 5 NAND designs from from Singapore to Manassas.• Coordinated PI deliverables for New Part Introduction (NPI) and qualification of all design IDs• CMOS support for High Volume Manufacturing (HVM) – process centering, monitoring and improvements – process equipment qualifications
  • Micron Technology
    Nand Process Integration Engineer
    Micron Technology Nov 2008 - Sep 2012
    Manassas, Virginia, United States
    Responsible for CMOS technology on 300mm NAND• Reduced NAND mask count by two by combining multiple implants on one masking step• Delivered first 300mm site to site parametric benchmarking and monitoring• CMOS support for High Volume Manufacturing (HVM) – process centering, monitoring and improvements – process equipment qualifications
  • Micron Technology
    Fab Central Teams Engineer
    Micron Technology Oct 2006 - Dec 2008
    Manassas, Virginia, United States
    Primarily responsible for software solutions for large deviations and change• Delivered system requirements for Global 8 Discipline (G8D) software solution for large deviations. Responsible for ensuring one solution across Wafer Fabrication and Assembly/Test organizations.• Assisted in definition and coordination of Global Change Process (GCP) for wafer fabrication facilities• Assisted FLASH param alignment activity to the Intel-Micron Flash Technology Joint Venture partner.
  • Micron Technology
    Senior Engineer
    Micron Technology May 1989 - Sep 2006
    Boise, Idaho, United States
    Additional Relevant Experience• Manufacturing Technology Advancement Group• Advanced Device Team – DRAM Transistor Lead• DRAM Transistor and MOL Module Owner• R&D DRAM Process Integration• DRAM Product Engineering• Over 50 patents on semiconductor process and circuits
  • University Of Missouri-Columbia
    Graduate Research Assistant
    University Of Missouri-Columbia 1988 - 1989
    Columbia, Missouri, United States
    Performed Deep Level Transient Spectroscopy (DLTS) to evaluate the following deep level trapso Carbon interstitial and substitutional defects in irradiated Si – resulted in paper o Uniaxial stress effect on the DX center in irradiated Al-GaAs — collaborated on presentation for IPS conference Used equipment existing in lab to set up a second digital DLTS system, doubling analysis capability of the labCoordinated with the machine shop to spec and build a chamber to evaluate Single Event Upset (SEU) on DRAMS
  • University Of Missouri-Columbia
    Undergraduate Research Assistant
    University Of Missouri-Columbia May 1985 - Aug 1985
    Columbia, Missouri, United States
    Assisted Doctoral students to pull gamma source from reactor and load into collimator, maintain LN2 in germanium detector, alignment of crystals and data collection/plotting.Highlight was testing Mercuric Cadmium Telluride grown on the Space Shuttle versus terrestrial grown.

Greg Wald Education Details

Frequently Asked Questions about Greg Wald

What is Greg Wald's role at the current company?

Greg Wald's current role is Senior Semiconductor Engineer | Process Integration | CMOS Device | Semiconductor Device Characterization | FEOL | NPI | JMP | Communication and Collaboration | Group Problem Solving | Data Mining | JMP.

What schools did Greg Wald attend?

Greg Wald attended University Of Missouri-Columbia, University Of Missouri-Columbia.

Not the Greg Wald you were looking for?

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.