Harm Peters Email & Phone Number
Who is Harm Peters? Overview
A concise factual answer block for searchers comparing this professional profile.
Harm Peters is listed as VP Silicon Design Engineering at Euclyd B.V., a company with 133841 employees, based in Eindhoven, North Brabant, Netherlands. AeroLeads shows a matched LinkedIn profile for Harm Peters.
Harm Peters previously worked as Tech Lead Hardware Design and Implementation (NEX Xeon and Networking Engineering Group) at Intel Corporation and Physical Design manager Imaging IP (IPG Imaging and Camera Technology Group.) at Intel Corporation. Harm Peters holds Bachelor Of Engineering - Be, Electrical Engineering from Fontys University Of Applied Sciences.
Email format at Euclyd B.V.
This section adds company-level context without repeating Harm Peters's masked contact details.
Review company-level records connected to Harm Peters before choosing the right outreach path.
About Harm Peters
Seasoned IC Design Tech Lead and Manager with over 25 years of experience leading cross-functional teams to deliver complex, high-performance Semiconductor solutions. Proven expertise in RTL design, synthesis, FPGA, and physical implementation, leveraging advanced Synopsys EDA tools to optimize power, performance, and area (PPA). Skilled in establishing, mentoring and developing teams, fostering a collaborative work environment, and driving innovation. Strong track record in multi-site collaboration and customer engagement.
Harm Peters's current company
Company context helps verify the profile and gives searchers a useful next step.
Harm Peters work experience
A career timeline built from the work history available for this profile.
Tech Lead Hardware Design And Implementation (Nex Xeon And Networking Engineering Group)
CurrentAs an individual contributor, my primary objective is efficient hardware implementation by performing path-finding and design-space exploration (DSE). My collaboration with key stakeholders, including RTL designers, firmware teams, architects, and physical design teams, results in innovative solutions and efficient integration processes. My expertise in.
Physical Design Manager Imaging Ip (Ipg Imaging And Camera Technology Group.)
- Build from scratch and managed a team of Physical Designers (team size 10). Through my leadership the team did the implementation of complex imaging IP layout partitions by using both industry standard EDA tools, but using some proprietary tools as well. The work involved the whole spectrum of Physical Design: like logic synthesis, constraint review.
Team Leader And Senior Vlsi Engineer
Being part of this exciting start-up from the beginning. This start-up span-out from Philips Research and supplies Semiconductor Intellectual properties (IP). It designs, builds, and licenses application-specific system solutions for use in consumer electronics and mobile terminals applications by semiconductor manufacturers and original equipment.
Senior Ic Design Engineer
Various roles:- Diagnostics/failure analysis on Integrated circuits (Light Emission Microscopy, liquid crystal, Pico probing) (~3.5 years). As laboratory assistant providing diagnostic services to design teams and help design teams to pinpoint design failures. Furthermore, as research assistant contributed to some internal reports on application of.
Colleagues at Euclyd B.V.
Other employees you can reach at intel.com. View company contacts for 133841 employees →
Zhi Tong Lim
Colleague at Euclyd B.V.Bayan Lepas, Penang, Malaysia, Malaysia
View →
DH
Dengwei Hu
Colleague at Euclyd B.V.Minhang District, Shanghai, China, China
View →
RK
Rajat K Paul, Phd
Colleague at Euclyd B.V.Hillsboro, Oregon, United States, United States
View →
OJ
Oducha Jayesh
Colleague at Euclyd B.V.Ahmedabad, Gujarat, India, India
View →
TJ
Todd Jennings Davis
Colleague at Euclyd B.V.Hillsboro, Oregon, United States, United States
View →
HC
Heidi Castillo
Colleague at Euclyd B.V.Forest Grove, Oregon, United States, United States
View →
DB
D Brown
Colleague at Euclyd B.V.Yelm, Washington, United States, United States
View →
SP
Steve Pico
Colleague at Euclyd B.V.Chandler, Arizona, United States, United States
View →
LD
Lyn D George
Colleague at Euclyd B.V.San Jose, California, United States, United States
View →
JC
Jonathan Carson
Colleague at Euclyd B.V.San Francisco Bay Area, United States, United States
View →
Harm Peters education
Frequently asked questions about Harm Peters
Quick answers generated from the profile data available on this page.
What company does Harm Peters work for?
Harm Peters works for Euclyd B.V..
What is Harm Peters's role at Euclyd B.V.?
Harm Peters is listed as VP Silicon Design Engineering at Euclyd B.V..
Where is Harm Peters based?
Harm Peters is based in Eindhoven, North Brabant, Netherlands while working with Euclyd B.V..
What companies has Harm Peters worked for?
Harm Peters has worked for Euclyd B.V., Intel Corporation, Silicon Hive, and Philips Research.
Who are Harm Peters's colleagues at Euclyd B.V.?
Harm Peters's colleagues at Euclyd B.V. include Zhi Tong Lim, Dengwei Hu, Rajat K Paul, Phd, Oducha Jayesh, and Todd Jennings Davis.
How can I contact Harm Peters?
You can use AeroLeads to view verified contact signals for Harm Peters at Euclyd B.V., including work email, phone, and LinkedIn data when available.
What schools did Harm Peters attend?
Harm Peters holds Bachelor Of Engineering - Be, Electrical Engineering from Fontys University Of Applied Sciences.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialCheck these profiles if this is not the Harm Peters you were looking for.
View similar profiles