Harsh Nakarani
AeroLeads people directory · profile

Harsh Nakarani Email & Phone Number

Graduate EE (VLSI) Student at San Jose State University | Actively looking for Internship and Full-time opportunities in Design Verification, RTL Design, FPGA. at Tessolve
Location: San Jose, California, United States 3 work roles 2 schools
LinkedIn matched
✓ Verified Jun 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Tessolve
Role
Graduate EE (VLSI) Student at San Jose State University | Actively looking for Internship and Full-time opportunities in Design Verification, RTL Design, FPGA.
Location
San Jose, California, United States
Company size
1250 employees

Who is Harsh Nakarani? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Harsh Nakarani is listed as Graduate EE (VLSI) Student at San Jose State University | Actively looking for Internship and Full-time opportunities in Design Verification, RTL Design, FPGA. at Tessolve, a company with 1250 employees, based in San Jose, California, United States. AeroLeads shows a matched LinkedIn profile for Harsh Nakarani.

Harsh Nakarani previously worked as Physical Design Intern at Tessolve and Teaching Assistant at San Jose State University. Harsh Nakarani holds Master Of Science - Ms, Electrical And Electronics Engineering, 3.48 from San Jose State University.

Company email context

Email format at Tessolve

This section adds company-level context without repeating Harsh Nakarani's masked contact details.

Tessolve

Review company-level records connected to Harsh Nakarani before choosing the right outreach path.

View email format View company profile Management contacts
Profile bio

About Harsh Nakarani

Master's graduate in Electrical Engineering from San Jose State University with 1.25 years of industry experience in RTL design. Actively seeking full-time opportunities in RTL Design, Design Verification, and FPGA development, with a passion for driving innovation in hardware design and verification.

Current workplace

Harsh Nakarani's current company

Company context helps verify the profile and gives searchers a useful next step.

Tessolve
Tessolve
Graduate EE (VLSI) Student at San Jose State University | Actively looking for Internship and Full-time opportunities in Design Verification, RTL Design, FPGA.
bangalore, karnataka, india
Website
tessolve.com
Employees
1250
AeroLeads page
Company profile
View company profile Email format
3 roles

Harsh Nakarani work experience

A career timeline built from the work history available for this profile.

Physical Design Intern

Current
Tessolve

San Jose, California, United States

Jul 2024 - Present

Teaching Assistant

San Jose State University

San Jose, California, United States

Grader and Instructional Assistant for students enrolled in Business Analytics Courses. Developing Python Script to automate data collection and data analysis.

Aug 2023 - May 2024

Hardware Engineer

Infosys

Mumbai, Maharashtra, India

May 2021 - Jul 2022
Team & coworkers

Colleagues at Tessolve

Other employees you can reach at tessolve.com. View company contacts for 1250 employees →

SV Sri Veerendra Pachhipala Sri Veerendra Pachhipala Colleague at TessolvePeddapuram Mandal, Andhra Pradesh, India, India View → SG Swetha Gajendran Swetha Gajendran Colleague at TessolveBengaluru, Karnataka, India, India View → VR Viveak R Viveak R Colleague at TessolveCoimbatore, Tamil Nadu, India, India View → RD Ritty Daniel Ritty Daniel Colleague at TessolveBengaluru, Karnataka, India, India View → BS Bhagavathi Somasundaram Bhagavathi Somasundaram Colleague at TessolveTamil Nadu, India, India View → KA Krishnamoorthy Ayyannan Krishnamoorthy Ayyannan Colleague at TessolveBengaluru, Karnataka, India, India View → BA Basavaraj Aili Basavaraj Aili Colleague at TessolveBengaluru, Karnataka, India, India View → AR Akshata Rodagi Akshata Rodagi Colleague at TessolveBengaluru, Karnataka, India, India View → SD Saiteja Dasari Saiteja Dasari Colleague at TessolveVisakhapatnam, Andhra Pradesh, India, India View → SK Shiva Kumar Yadav Shiva Kumar Yadav Colleague at TessolveBengaluru, Karnataka, India, India View →
2 education records

Harsh Nakarani education

Master Of Science - Ms, Electrical And Electronics Engineering, 3.48

San Jose State University

Coursework: Digital System Design and Synthesis, Advanced Computer Architecture, Logic Verification using UVM, Digital Design for AI/DSP.

FAQ

Frequently asked questions about Harsh Nakarani

Quick answers generated from the profile data available on this page.

What company does Harsh Nakarani work for?

Harsh Nakarani works for Tessolve.

What is Harsh Nakarani's role at Tessolve?

Harsh Nakarani is listed as Graduate EE (VLSI) Student at San Jose State University | Actively looking for Internship and Full-time opportunities in Design Verification, RTL Design, FPGA. at Tessolve.

Where is Harsh Nakarani based?

Harsh Nakarani is based in San Jose, California, United States while working with Tessolve.

What companies has Harsh Nakarani worked for?

Harsh Nakarani has worked for Tessolve, San Jose State University, and Infosys.

Who are Harsh Nakarani's colleagues at Tessolve?

Harsh Nakarani's colleagues at Tessolve include Sri Veerendra Pachhipala, Swetha Gajendran, Viveak R, Ritty Daniel, and Bhagavathi Somasundaram.

How can I contact Harsh Nakarani?

You can use AeroLeads to view verified contact signals for Harsh Nakarani at Tessolve, including work email, phone, and LinkedIn data when available.

What schools did Harsh Nakarani attend?

Harsh Nakarani holds Master Of Science - Ms, Electrical And Electronics Engineering, 3.48 from San Jose State University.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Harsh Nakarani you were looking for.

View similar profiles