Herbert Rivera-Sanchez Email & Phone Number
@marvell.com
1 phone found area 919
LinkedIn matched
Who is Herbert Rivera-Sanchez? Overview
A concise factual answer block for searchers comparing this professional profile.
Herbert Rivera-Sanchez is listed as Principal Engineer at Marvell Technology, based in Durham, North Carolina, United States. AeroLeads shows a work email signal at marvell.com, phone signal with area code 919, and a matched LinkedIn profile for Herbert Rivera-Sanchez.
Herbert Rivera-Sanchez previously worked as Sr. Staff Verification Engineer at Marvell Technology and North America Verification Customer Engagement Architect at Cadence Design Systems at Cadence Design Systems. Herbert Rivera-Sanchez holds Master Of Science, Electrical And Computer Engineering from North Carolina State University.
Email format at Marvell Technology
This section adds company-level context without repeating Herbert Rivera-Sanchez's masked contact details.
AeroLeads found 1 current-domain work email signal for Herbert Rivera-Sanchez. Compare company email patterns before reaching out.
About Herbert Rivera-Sanchez
Specialties: Study, analyze, and interpret design requirements and application scenarios in order to architect designs and verification environments that integrate the Cadence SVG portfolio. Verification Planning and Management, Specman e language, SV language, Incisive Plan To Closure Methodology-MDV, e Reuse Methodology, Universal Reuse Methodology, OVM, Universal Verification Methodology.
Listed skills include Functional Verification, Open Verification Methodology, Verilog, Specman, and 19 others.
Herbert Rivera-Sanchez's current company
Company context helps verify the profile and gives searchers a useful next step.
Herbert Rivera-Sanchez work experience
A career timeline built from the work history available for this profile.
Principal Engineer
Current
Sr. Staff Verification Engineer
North America Verification Customer Engagement Architect At Cadence Design Systems
North America Verification Customer Engagement Architect at Cadence Design Systems at Cadence Design Systems. Understand the customer’s verification needs and work as liaison between customer, RnD and Sales to provide the right solution for the customer and enhanced Cadence verification solutions at customer’s flow. Displace competitors and create moats.
Ipg Central Verification Chief Architect
IPG SerDes IP Verification Director - Manage the verification and project execution of all IPG SerDes IP devices (PCIe/Eth/DP/GDDR6/D2D) across North America and India. Architected and managed the Palladium model creations for all PHY devices. DIP Verification Methodology - Responsible for driving all Methodology and Efficiencies in DIP Verification..
Ipg Cto Office Solutions Architect
Architect and drive the requirements of VIP for Analog verification.Learn DDR4 VIP infrastructure and usage in order to architect DDR4 IVD plug-in/modifications required for the implementation of Performance analysis using IWB.
Vip Solutions Architect
NA Deployment P.O.C. / NA Ethernet Deployment Owner. NA Focus Account Support + key WW accounts. VIP-DIP Liason -Addressed Usability Verification + PV across both teams. VIP Ease Of Use Project Owner - Substantially improve the ease of deployment across the VIP Catalog. Make the VIP Catalog products consistent across documentation, processes, examples.
Vip Specialist Na
Verification IP Specialist for North America. Study, analyze, and interpret design requirements and application scenarios in order to architect designs and verification environments that integrate VIP in the Cadence catalog. Verification Planning and Management, Specman e language, SV language, Incisive Plan To Closure Methodology-MDV, e Reuse Methodology.
Sr. Engineer
Design Verification Specialist. Depth in Design Verification methodology, Verification Environments architectures, AOP and OOP techniques using OVM (multiple languages: Specman and SV).
Sr Consultant Verification Eng
Sr Verification Engineer
Principal Engineer
Verification Manager
Verification Manager
Staff Engineer
Herbert Rivera-Sanchez education
-
North Carolina State University
Frequently asked questions about Herbert Rivera-Sanchez
Quick answers generated from the profile data available on this page.
What company does Herbert Rivera-Sanchez work for?
Herbert Rivera-Sanchez works for Marvell Technology.
What is Herbert Rivera-Sanchez's role at Marvell Technology?
Herbert Rivera-Sanchez is listed as Principal Engineer at Marvell Technology.
What is Herbert Rivera-Sanchez's email address?
AeroLeads has found 1 work email signal at @marvell.com for Herbert Rivera-Sanchez at Marvell Technology.
What is Herbert Rivera-Sanchez's phone number?
AeroLeads has found 1 phone signal(s) with area code 919 for Herbert Rivera-Sanchez at Marvell Technology.
Where is Herbert Rivera-Sanchez based?
Herbert Rivera-Sanchez is based in Durham, North Carolina, United States while working with Marvell Technology.
What companies has Herbert Rivera-Sanchez worked for?
Herbert Rivera-Sanchez has worked for Marvell Technology, Cadence Design Systems, Open-Silicon, Amcc, and Amcc (Formerly Rtc).
How can I contact Herbert Rivera-Sanchez?
You can use AeroLeads to view verified contact signals for Herbert Rivera-Sanchez at Marvell Technology, including work email, phone, and LinkedIn data when available.
What schools did Herbert Rivera-Sanchez attend?
Herbert Rivera-Sanchez holds Master Of Science, Electrical And Computer Engineering from North Carolina State University.
What skills is Herbert Rivera-Sanchez known for?
Herbert Rivera-Sanchez is listed with skills including Functional Verification, Open Verification Methodology, Verilog, Specman, Eda, Asic, Systemverilog, and Cadence.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial