Hideki Kato
AeroLeads people directory · profile

Hideki Kato Email & Phone Number

Senior Staff Engineer at Qualcomm
Location: San Diego, California, United States 13 work roles 2 schools
2 work emails found @qualcomm.com LinkedIn matched
✓ Verified Jun 2026 4 data sources Profile completeness 100%

Contact Signals · 2 work emails

Work email h****@qualcomm.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Senior Staff Engineer
Location
San Diego, California, United States
Company size

Who is Hideki Kato? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Hideki Kato is listed as Senior Staff Engineer at Qualcomm, a company with 48952 employees, based in San Diego, California, United States. AeroLeads shows a work email signal at qualcomm.com and a matched LinkedIn profile for Hideki Kato.

Hideki Kato previously worked as Senior Staff System Engineer at Qualcomm and SoC MAC Architect at Tensorcom Inc.. Hideki Kato holds Ms, Applied Physics from Waseda University.

Company email context

Email format at Qualcomm

This section adds company-level context without repeating Hideki Kato's masked contact details.

{first_initial}{last}@qualcomm.com
92% confidence

AeroLeads found 2 current-domain work email signals for Hideki Kato. Compare company email patterns before reaching out.

Profile bio

About Hideki Kato

Wireless Technology:- WiFi (802.11a/b/g/n/ac/ah/ax/be) & WiGig (11ad/ay) Technical Research, System Architecture design, MAC/PHY design, SoC Implementation, Low Power Architecture design, Power/Thermal analysis, Theoretical Protocol/Throughput/Traffic/Network model analysis- VR/AR/XR over WiFi/WiGig system/arhitectural design, theoretical analysis- WCDMA(3G)/LTE(4G)/A-LTE(5G) Technical Research, System Architecture design, NAS/RRC/RLC/MAC/PHY protocol design, Theoretical analysisLSI Design:- Long and deep experience of Architecture design, CMOS logic circuit design (Verilog, VHDL, Schematic) , layout design/floor plan/clock distribution/power distribution design- Processor/GPU/DSP/co-processor architecture design, logic circuit design with various process (device) technology- Simulation, FPGA evaluation, area/power estimation and sigh-off for CMOS ASIC- Power Design and analysis for Power Distribution Network, PMIC configuration, power saving mode control, etcSoftware Design:- Embedded firmware programming for cellular phone, IoT device, test equipment- Development tools/simulation software Experienced Technical Standards:- Celluar:3GPP(UMTS/HSxPA/LTE/A-LTE) PHY/MAC/RLC/RRC/NAS, 3GPP2(CDMA2000), PDC, PHS, GSM- LAN: WiFi/WiGig (802.11a/b/g/n/ac/ad/af/ah/ax/ay/be)- PAN and other: BlueTooth/ZigBee, 802.15 variant and GPS/IMES

Listed skills include Wireless, C, 802.11, Umts, and 16 others.

Current workplace

Hideki Kato's current company

Company context helps verify the profile and gives searchers a useful next step.

Qualcomm
Qualcomm
Senior Staff Engineer
San Diego, CA, US
Website
Employees
48952
AeroLeads page
13 roles

Hideki Kato work experience

A career timeline built from the work history available for this profile.

Senior Staff Engineer

San Diego, CA, US

Senior Staff System Engineer

Current

San Diego, CA, US

Wireless Connectivity, Qualcomm AtherosWiFi 6/6E/7 WLAN system architecture and power architecture development.Modeling/Estimation/Correlation of AR/XR, DoU, IoT traffic & power model.WiFi Architecture/Protocol evaluation/proposal for next generation WiFi system.

Aug 2016 - Present

Soc Mac Architect

Carlsbad, CA, US

SoC Architecture Design of WiGig (802.11ad) and 2xBW WiGig (802.11ay) system16nm Fin FET11ad/ay system architecture design for AR HMD

Jun 2016 - Aug 2016

Director Hardware Systems Engineering

San Diego, California, US

802.11b/g/n MAC hardware block design including partitioning, implementation specification, Verilog coding, simulation, FPGA verification and CMOS (40nm ULP) ASIC tape out preparation.Architecture consideration and feasibility study for 11n/ac/ad/ah/ax.

Dec 2014 - Jun 2016

Principal Engineer

San Diego, California, US

CPU subsystem and MAC architecture/implementation design for 802.11b/g/n/ac/af/ah CMOS (40nm ULP) ASIC.Functional partitoning, implementation specification, VHDL coding, simulation, FPGA verification and ASIC tape out preparation.32 bit RISC CPU boot code coding with Assembler/C and monitor/debug program coding with C.FPGA verification for CPU and.

Oct 2012 - Nov 2014

Principal Software Engineer, Principal Soc Engineer

Carlsbad, CA, US

WiGig (802.11ad) overall MAC implementation design.Partitioning of software MAC and hardware MAC.HDL coding for MAC hardware engine.C software programming of MAC software part for testing/evaluation.

Mar 2011 - Sep 2012

Founder And Board Member

Tokyo, JP

Overall Architecture Design and Technical Advisory for W-CDMA/LTE air monitor products.

Mar 1999 - Sep 2011

President And Ceo

Tokyo, JP

Project Administrator (Chief Architect, Technical Lead, Project Manager) for WCDMA(UMTS/FDD),PDC,GSM/GPRS,LTE/FDD,LTE/TDD,XGP air protocol analyzers released from ABIT Corporation.Technical advisory for PHS chipset released from ABIT Corporation.UMTS/LTE RLC/RRC/NAS software programming with C.Linux device driver coding for the custom hardware.Linux Qt GUI.

Mar 1999 - Jul 2010

Director & Cto

Tokyo, JP

UMTS/LTE Airprotocol Monitor (Air Sniffer) development management.PHS and XGP (Next Generation PHS) chipset development technical administration and adviser.

Sep 2008 - Mar 2010

Engineering Manager

Flower Mound, Texas, US

Project leader for Uniden Network Computer development.Device drivers design for Uniden Network Computer with Oracle/NCI.Architectual design of wireless communication system for NC.Manager of Hawaii Software Research Park in Honolulu to design embeded Realtime-OS.

Jan 1996 - Mar 1999

Senior Engineer

Advanced Mobile System

Voice codec DSP circuit design for mobile phones.User interface firmware programming for mobile phones.SIMOX (Silicon On Insulator) development for trial production

Sep 1992 - Jan 1996

Hardware Engineer

Maynard, MA, US

CMOS LSI design for interface chips, processors and graphics chips at JRDC in Tokyo and HLO/SST in Hudson MA USA.Alpha laptop computer design project in Tokyo.

Apr 1987 - Sep 1992
Team & coworkers

Colleagues at Qualcomm

Other employees you can reach at qualcomm.com. View company contacts for 48952 employees →

2 education records

Hideki Kato education

Ms, Applied Physics

Waseda University

Bs, Applied Physics

Waseda University
FAQ

Frequently asked questions about Hideki Kato

Quick answers generated from the profile data available on this page.

What company does Hideki Kato work for?

Hideki Kato works for Qualcomm.

What is Hideki Kato's role at Qualcomm?

Hideki Kato is listed as Senior Staff Engineer at Qualcomm.

What is Hideki Kato's email address?

AeroLeads has found 2 work email signals at @qualcomm.com for Hideki Kato at Qualcomm.

Where is Hideki Kato based?

Hideki Kato is based in San Diego, California, United States while working with Qualcomm.

What companies has Hideki Kato worked for?

Hideki Kato has worked for Qualcomm, Tensorcom Inc., Ubilite, Adeptence, Llc, and Tensorcom.

Who are Hideki Kato's colleagues at Qualcomm?

Hideki Kato's colleagues at Qualcomm include Bishal Maskey, Sasivimala Rani, Parth Arora, Jacky Chu, and Mohanraj Krishnasamy.

How can I contact Hideki Kato?

You can use AeroLeads to view verified contact signals for Hideki Kato at Qualcomm, including work email, phone, and LinkedIn data when available.

What schools did Hideki Kato attend?

Hideki Kato holds Ms, Applied Physics from Waseda University.

What skills is Hideki Kato known for?

Hideki Kato is listed with skills including Wireless, C, 802.11, Umts, Lte, Wigig, Digital Circuit Design, and Vhdl.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.