Jerome Simon
AeroLeads people directory · profile

Jerome Simon Email & Phone Number

IC Layout Design Engineer - Currently on Quantum AI Projects for IBM, Inc. at IBM Corporation at IBM
Location: Dallas, Texas, United States 15 work roles 1 school
1 work email found @cirrus.com 2 phones found area 602 and 908 LinkedIn matched
✓ Verified Jun 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email · 2 phones

Work email j****@cirrus.com
Direct phone (602) ***-****
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
IBM
Role
IC Layout Design Engineer - Currently on Quantum AI Projects for IBM, Inc. at IBM Corporation
Location
Dallas, Texas, United States

Who is Jerome Simon? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Jerome Simon is listed as IC Layout Design Engineer - Currently on Quantum AI Projects for IBM, Inc. at IBM Corporation at IBM, based in Dallas, Texas, United States. AeroLeads shows a work email signal at cirrus.com, phone signal with area code 602, 908, and a matched LinkedIn profile for Jerome Simon.

Jerome Simon previously worked as IC Layout Design Engineer at Ibm and IC Layout Design Engineer - Currently on Special Project for Intel, Inc. at Intel Corporation - Contract. Jerome Simon holds Electrical And Electronics Engineering from Invalid15133135.

Company email context

Email format at IBM

This section adds company-level context without repeating Jerome Simon's masked contact details.

{first}.{last}@cirrus.com
86% confidence

AeroLeads found 1 current-domain work email signal for Jerome Simon. Compare company email patterns before reaching out.

Profile bio

About Jerome Simon

PROFESSIONAL SUMMARY: 25+ years experience in IC Layout Design Engineering utilizing Cadence Design Systems Virtuoso XL. Production, design and integration of Analog & Digital IC’s. Process experience include technologies as small as 7nm. Great familiarity with various EDA design environments revolving around precision analog circuit and APR digital circuit construction. Throughout my career I have assumed roles from major contributor to lead designer on many layout teams locally and remote. I have pulled schedules in when deadlines loom using extensive team management skills. I am proficient in adapting and changing layout “Styles” and “Flows” from one process to another. I am a trouble shooting, reliable, professional team player who is dedicated to quality work.Top level integration for analog and digital mixed signal design. IC Layout work for products including PMIC's/CODEC's/Audio Amplifiers/Data Line Drivers. Detailed engineering design analysis through visual means and enabling simulation to include parasitic device extraction to maximize noise reduction. Other Career experience:Fully trained, tested and cleared by the State of Texas and the FBI as a Real Estate Agent. Eight years experience as a Certified Network Engineer, 7 years as a Architectural Hardware Consultant Manufacturers Representative, 4 years involved with lock smithing and locksmith distribution.

Listed skills include Direct Sales, Ic Layout Design, Pc Networking, Unix, and 46 others.

Current workplace

Jerome Simon's current company

Company context helps verify the profile and gives searchers a useful next step.

IBM
Ibm
IC Layout Design Engineer - Currently on Quantum AI Projects for IBM, Inc. at IBM Corporation
AeroLeads page
15 roles

Jerome Simon work experience

A career timeline built from the work history available for this profile.

Ic Layout Design Engineer

Current
Ibm

Armonk, New York, NY, US

Jan 2022 - Present

Ic Layout Design Engineer - Currently On Special Project For Intel, Inc.

Santa Clara, California, US

Aug 2020 - Apr 2022

Senior Ic Layout Design Engineer

Scottsdale, Arizona, US

Nov 2019 - May 2020

Senior Ic Layout Design Engineer

Pro Unlimited @ Apple, Inc

Helping Apple, Inc. develop the best microchip products possible in high tech processes. I'm using my vast skills with IC Layout Design Engineering & Cadence Virtuoso XL.

May 2019 - Nov 2019

Senior Ic Layout Designer

Intel Labs - Contract

Producing custom analog circuits utilizing the TSMC 7nm finFet process creating custom analog layout. We are using Cadence Virtuoso and Calibre for DRC/ERC/ANT/DEN/LVS verification's.

Jan 2019 - Apr 2019

Senior Ic Layout Design - Remote

Austin, Texas, US

Block level placement, routing and verification using Cadence Virtuoso for layout and Calibre for DRC/LVS verification. 22nm TSMC technology

Aug 2018 - Oct 2018

Ic Layout Designer - Senior "Ex·Tra·Or·Di·Naire"

Murray Hill, NJ, US

My latest opportunity to work with a professional design team creating new IC products at a fast pace.

Oct 2017 - May 2018

Sr Ic Layout Designer Ex·Tra·Or·Di·Naire

Austin, TX, US

Apr 2017 - Oct 2017

Senior Ic Layout Designer

Scottsdale, Arizona, US

Nov 2016 - Apr 2017

Sr Ic Layout Designer "Ex·Tra·Or·Di·Naire"

Austin, TX, US

Apr 2015 - Oct 2016

Ic Layout Design

San Diego, CA, US

May 2014 - Apr 2015

Ic Layout Designer

Austin, TX, US

Oct 2013 - May 2014

Sr Ic Layout Design Engineer

Santa Clara, California, US

Assist Circuit Design Engineers in the mask development of new products. Work with other skilled layout designers on top level mixed signal design. Team lead with detailed productivity tracking. Top level mixed signal planning and implementation. Responsibilities included were to produce layout according to the needs of design engineers. Top level.

May 2012 - Sep 2013

Licensed Real Estate Agent

Hicor Realty Group

Fully trained, tested and cleared by the State of Texas and the FBI. I am here to serve as a Buyers & Sellers Agent. This is a career which has a twenty year business plan. I the technical savvy required to create high level marketing at low level costs.

Nov 2011 - Nov 2012

Ic Layout Designer

Dallas, TX, US

Lead top level design including floor-planning, bond pad placement with packaging simulation and ESD implementation. Precision custom analog circuit and automated digital Layout design with timing closer, scan chain and clock tree insertion.*Precision Custom Analog and Digital Bicom and CMOS layout with Cadence Vertuoso. *Design Verification Tools for DRC.

Oct 1995 - Oct 2011
1 education record

Jerome Simon education

  • Invalid15133135
    Invalid15133135
    Electrical And Electronics Engineering
FAQ

Frequently asked questions about Jerome Simon

Quick answers generated from the profile data available on this page.

What company does Jerome Simon work for?

Jerome Simon works for IBM.

What is Jerome Simon's role at IBM?

Jerome Simon is listed as IC Layout Design Engineer - Currently on Quantum AI Projects for IBM, Inc. at IBM Corporation at IBM.

What is Jerome Simon's email address?

AeroLeads has found 1 work email signal at @cirrus.com for Jerome Simon at IBM.

What is Jerome Simon's phone number?

AeroLeads has found 2 phone signal(s) with area code 602, 908 for Jerome Simon at IBM.

Where is Jerome Simon based?

Jerome Simon is based in Dallas, Texas, United States while working with IBM.

What companies has Jerome Simon worked for?

Jerome Simon has worked for Ibm, Intel Corporation - Contract, On Semiconductor, Pro Unlimited @ Apple, Inc, and Intel Labs - Contract.

How can I contact Jerome Simon?

You can use AeroLeads to view verified contact signals for Jerome Simon at IBM, including work email, phone, and LinkedIn data when available.

What schools did Jerome Simon attend?

Jerome Simon holds Electrical And Electronics Engineering from Invalid15133135.

What skills is Jerome Simon known for?

Jerome Simon is listed with skills including Direct Sales, Ic Layout Design, Pc Networking, Unix, Linux, Analog, Problem Solving, and Team Building.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.