Ishika Bhattacharya
AeroLeads people directory · profile

Ishika Bhattacharya Email & Phone Number

CPU RTL @ Cadence | Electrical and Computer Engineering at Cadence Design Systems
Location: Austin, Texas, United States 6 work roles 4 schools
LinkedIn matched
✓ Verified May 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Cadence Design Systems
Role
CPU RTL @ Cadence | Electrical and Computer Engineering
Location
Austin, Texas, United States
Company size
10 employees

Who is Ishika Bhattacharya? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Ishika Bhattacharya is listed as CPU RTL @ Cadence | Electrical and Computer Engineering at Cadence Design Systems, a company with 10 employees, based in Austin, Texas, United States. AeroLeads shows a matched LinkedIn profile for Ishika Bhattacharya.

Ishika Bhattacharya previously worked as RISCV CPU Design Engineer at Cadence Design Systems and Design Verification Intern at Tenstorrent. Ishika Bhattacharya holds Master'S In Electrical And Computer Engineering, Architecture, Computer Systems And Embedded Systems, 4.0/4.0 from The University Of Texas At Austin.

Company email context

Email format at Cadence Design Systems

This section adds company-level context without repeating Ishika Bhattacharya's masked contact details.

Cadence Design Systems

Review company-level records connected to Ishika Bhattacharya before choosing the right outreach path.

View email format View company profile Management contacts
Profile bio

About Ishika Bhattacharya

I am a Master's graduate in Electrical and Computer Engineering from the University of Texas at Austin, specializing in Computer Architecture and Digital VLSI Design. My goal is to apply my knowledge and skills to design energy-efficient and high-performance computing systems.

Current workplace

Ishika Bhattacharya's current company

Company context helps verify the profile and gives searchers a useful next step.

Cadence Design Systems
Cadence Design Systems
CPU RTL @ Cadence | Electrical and Computer Engineering
sweden
Website
cadence.se
Employees
10
AeroLeads page
Company profile
View company profile Email format
6 roles

Ishika Bhattacharya work experience

A career timeline built from the work history available for this profile.

Riscv Cpu Design Engineer

Current
Cadence Design Systems

San Jose, California, United States

Jun 2024 - Present

Design Verification Intern

Tenstorrent

Austin, Texas, United States

Jan 2024 - Nov 2024

Risc-V Cpu Design Intern

Nxp Semiconductors

Austin, Texas, United States

- Module to reduce long pipeline stalls due to peripherals connected to an in-order processor over AHB-Lite protocol.- Designed and implemented Verilog RTL of module to send early acknowledgements, buffer AHB bus requests, and prefetch data from the peripheral for quicker read accesses. - Verified functional correctness, synthesized and evaluated.

May 2023 - Dec 2023

Research Intern

Technische Universität Dresden (Cfaed)

Germany

- Interned with the Center for Advancing Electronics Dresden (CFAED) group under Prof. Akash Kumar- Worked on the design of Leaky Integrate and Fire neurons towards an energy-efficient, large-scale Neuromorphic processor using state-of-the-art Generalised Memristor models. Focus on solving loading issues in ultra-low-power Axon - Hillock neuron model to.

Jan 2021 - Dec 2021

Research Intern

Usc Viterbi School Of Engineering

- Interning with the Energy Efficient Secure Sustainable Computing Group under Prof. Peter Beerel- Working on the design of custom Processing Units modified from existing architectures to leverage weight and activation sparsities of Spiking Neural Networks, improving power and delay performance- Implemented and characterised custom Pooling layer and.

May 2021 - Aug 2021

Step Intern

Google

Bengaluru, Karnataka

Team: Google AppsSelected as SWE Intern 2021-Built an App Search Overlay Side By Side Viewer to help with a visual comparison of the app search overlay results on Cloudsearch testing page-The application was written in Golang, packaged for Linux and macOS, presented in the Poster Presentation session to full-time Googlers and adopted by the Google Search.

May 2020 - Jul 2020
Team & coworkers

Colleagues at Cadence Design Systems

Other employees you can reach at cadence.se. View company contacts for 10 employees →

CH Chihsuan Hung Chihsuan Hung Colleague at Cadence Design SystemsHsinchu City, Taiwan, Taiwan, Taiwan, Province Of China View → VK Vaibhav Kothari Vaibhav Kothari Colleague at Cadence Design SystemsAhmedabad, Gujarat, India, India View → GH George Huang George Huang Colleague at Cadence Design SystemsFremont, California, United States, United States View → JR Jeff Russell Jeff Russell Colleague at Cadence Design SystemsDallas-Fort Worth Metroplex, United States View → MS Michael Sela Michael Sela Colleague at Cadence Design SystemsBe'er Sheva, South District, Israel, Israel View → AK Akhil Kumar Modadugu Akhil Kumar Modadugu Colleague at Cadence Design SystemsSan Jose, California, United States, United States View → FK Filzer Kummudiyil Filzer Kummudiyil Colleague at Cadence Design SystemsBengaluru, Karnataka, India, India View → KT Kwang Tatt Loo Kwang Tatt Loo Colleague at Cadence Design SystemsSingapore, Singapore View → DE David Estrada David Estrada Colleague at Cadence Design SystemsSanta Fe, New Mexico, United States, United States View → MA Majd Ayoub Majd Ayoub Colleague at Cadence Design SystemsHaifa District, Israel, Israel View →
4 education records

Ishika Bhattacharya education

Electronics And Communication Engineering, Electrical, Electronics And Communications Engineering, 9.55

Bits Pilani, Hyderabad Campus

Activities and Societies: PHoEnix- electronics association, SHADES- art club, Journal ClubDept. Rank : 5 Batch Rank : 9

Education record

Nehru Smaraka Vidyalaya

CBSE XIIth Board result: 94% Subjects: Physics, Chemistry, Biology, Maths, English

FAQ

Frequently asked questions about Ishika Bhattacharya

Quick answers generated from the profile data available on this page.

What company does Ishika Bhattacharya work for?

Ishika Bhattacharya works for Cadence Design Systems.

What is Ishika Bhattacharya's role at Cadence Design Systems?

Ishika Bhattacharya is listed as CPU RTL @ Cadence | Electrical and Computer Engineering at Cadence Design Systems.

Where is Ishika Bhattacharya based?

Ishika Bhattacharya is based in Austin, Texas, United States while working with Cadence Design Systems.

What companies has Ishika Bhattacharya worked for?

Ishika Bhattacharya has worked for Cadence Design Systems, Tenstorrent, Nxp Semiconductors, Technische Universität Dresden (Cfaed), and Usc Viterbi School Of Engineering.

Who are Ishika Bhattacharya's colleagues at Cadence Design Systems?

Ishika Bhattacharya's colleagues at Cadence Design Systems include Chihsuan Hung, Vaibhav Kothari, George Huang, Jeff Russell, and Michael Sela.

How can I contact Ishika Bhattacharya?

You can use AeroLeads to view verified contact signals for Ishika Bhattacharya at Cadence Design Systems, including work email, phone, and LinkedIn data when available.

What schools did Ishika Bhattacharya attend?

Ishika Bhattacharya holds Master'S In Electrical And Computer Engineering, Architecture, Computer Systems And Embedded Systems, 4.0/4.0 from The University Of Texas At Austin.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Ishika Bhattacharya you were looking for.

View similar profiles