Ishika Bhattacharya Email & Phone Number
Who is Ishika Bhattacharya? Overview
A concise factual answer block for searchers comparing this professional profile.
Ishika Bhattacharya is listed as RISCV CPU Design Engineer at Cadence Design Systems, a with 10 employees, based in Austin, Texas, United States. AeroLeads shows a matched LinkedIn profile for Ishika Bhattacharya.
Ishika Bhattacharya previously worked as Design Verification Intern at Tenstorrent and RISC-V CPU Design Intern at Nxp Semiconductors. Ishika Bhattacharya holds Master'S In Electrical And Computer Engineering, Architecture, Computer Systems And Embedded Systems, 4.0/4.0 from The University Of Texas At Austin.
Email format at Cadence Design Systems
This section adds company-level context without repeating Ishika Bhattacharya's masked contact details.
Review company-level records connected to Ishika Bhattacharya before choosing the right outreach path.
About Ishika Bhattacharya
I am a Master's graduate in Electrical and Computer Engineering from the University of Texas at Austin, specializing in Computer Architecture and Digital VLSI Design. My goal is to apply my knowledge and skills to design energy-efficient and high-performance computing systems.
Ishika Bhattacharya's current company
Company context helps verify the profile and gives searchers a useful next step.
Ishika Bhattacharya work experience
A career timeline built from the work history available for this profile.
Design Verification Intern
Risc-V Cpu Design Intern
- Module to reduce long pipeline stalls due to peripherals connected to an in-order processor over AHB-Lite protocol.- Designed and implemented Verilog RTL of module to send early acknowledgements, buffer AHB bus requests, and prefetch data from the peripheral for quicker read accesses. - Verified functional correctness, synthesized and evaluated performance using Verdi.
Research Intern
- Interned with the Center for Advancing Electronics Dresden (CFAED) group under Prof. Akash Kumar- Worked on the design of Leaky Integrate and Fire neurons towards an energy-efficient, large-scale Neuromorphic processor using state-of-the-art Generalised Memristor models. Focus on solving loading issues in ultra-low-power Axon - Hillock neuron model to increase scalability to large networks.- Thesis presented to 30 Post-Docs and PhD students at year-end symposium
Research Intern
- Interning with the Energy Efficient Secure Sustainable Computing Group under Prof. Peter Beerel- Working on the design of custom Processing Units modified from existing architectures to leverage weight and activation sparsities of Spiking Neural Networks, improving power and delay performance- Implemented and characterised custom Pooling layer and Processing Units in Verilog.
Step Intern
Team : Google AppsSelected as SWE Intern 2021-Built an App Search Overlay Side By Side Viewer to help with a visual comparison of the app search overlay results on Cloudsearch testing page-The application was written in Golang, packaged for Linux and macOS, presented in the Poster Presentation session to full-time Googlers and adopted by the Google Search for Apps Team
Colleagues at Cadence Design Systems
Other employees you can reach at cadence.se. View company contacts for 10 employees →
Modukuru Sambasiva Rao
Colleague at Cadence Design SystemsAndhra Pradesh, India
View →
SS
Sahil Soni
Colleague at Cadence Design SystemsHaryana, India
View →
TH
Takashi Hidai
Colleague at Cadence Design SystemsSan Francisco Bay Area, United States
View →
AM
Anurag Mishra
Colleague at Cadence Design SystemsBengaluru, Karnataka, India
View →
YM
Yumi Monma
Colleague at Cadence Design SystemsBelo Horizonte, Minas Gerais, Brazil
View →
PS
Prince Singh
Colleague at Cadence Design SystemsHaora, West Bengal, India
View →
文
文忠于
Colleague at Cadence Design SystemsChina
View →
JC
Joe Canning
Colleague at Cadence Design SystemsCork Metropolitan Area, Ireland
View →
TN
Tan Nguyen
Colleague at Cadence Design SystemsBerkeley, California, United States
View →
SC
Siqi Chen
Colleague at Cadence Design SystemsAnn Arbor, Michigan, United States
View →
Ishika Bhattacharya education
Master'S In Electrical And Computer Engineering, Architecture, Computer Systems And Embedded Systems, 4.0/4.0
Electronics And Communication Engineering, Electrical, Electronics And Communications Engineering, 9.55
Education record
Education record
Frequently asked questions about Ishika Bhattacharya
Quick answers generated from the profile data available on this page.
What company does Ishika Bhattacharya work for?
Ishika Bhattacharya works for Cadence Design Systems.
What is Ishika Bhattacharya's role at Cadence Design Systems?
Ishika Bhattacharya is listed as RISCV CPU Design Engineer at Cadence Design Systems.
Where is Ishika Bhattacharya based?
Ishika Bhattacharya is based in Austin, Texas, United States while working with Cadence Design Systems.
What companies has Ishika Bhattacharya worked for?
Ishika Bhattacharya has worked for Cadence Design Systems, Tenstorrent, Nxp Semiconductors, Technische Universität Dresden (Cfaed), and Usc Viterbi School Of Engineering.
Who are Ishika Bhattacharya's colleagues at Cadence Design Systems?
Ishika Bhattacharya's colleagues at Cadence Design Systems include Modukuru Sambasiva Rao, Sahil Soni, Takashi Hidai, Anurag Mishra, and Yumi Monma.
How can I contact Ishika Bhattacharya?
You can use AeroLeads to view verified contact signals for Ishika Bhattacharya at Cadence Design Systems, including work email, phone, and LinkedIn data when available.
What schools did Ishika Bhattacharya attend?
Ishika Bhattacharya holds Master'S In Electrical And Computer Engineering, Architecture, Computer Systems And Embedded Systems, 4.0/4.0 from The University Of Texas At Austin.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialCheck these profiles if this is not the Ishika Bhattacharya you were looking for.
View similar profiles