Asic Design Engineer
CurrentTook a part in the development of audio communication SoC with multiple RISC cores:- RTL design of the 1G Ethernet controller and other I/O cores;- FPGA prototyping and debugging;- Write testcases (Verilog) to support verification;