Izak Walker Email & Phone Number
Who is Izak Walker? Overview
A concise factual answer block for searchers comparing this professional profile.
Izak Walker is listed as Digital Design Engineer at Astera Labs, a with 602 employees, based in Santa Clara, California, United States. AeroLeads shows a matched LinkedIn profile for Izak Walker.
Izak Walker previously worked as Systems Validation Engineer at Texas Instruments and Design Verification Engineer at Texas Instruments. Izak Walker holds Master Of Science, Electrical Engineering, 4.0 from California Polytechnic State University-San Luis Obispo.
Email format at Astera Labs
This section adds company-level context without repeating Izak Walker's masked contact details.
Review company-level records connected to Izak Walker before choosing the right outreach path.
About Izak Walker
As a graduate with a Master of Science in Electrical Engineering from California Polytechnic State University, I've honed my expertise at Texas Instruments, currently as a Systems Validation Engineer. My core competencies lie in post-silicon system validation, Python automation, and cross-functional team collaboration, ensuring that high-speed FPD-Link IVI SerDes devices perform optimally across various conditions.In my role, I've identified system-level failures and spearheaded collaborative efforts for innovative solutions, contributing to the seamless integration of new technologies. My experience in design verification complements my validation skills, enabling me to debug and enhance test-benches effectively. I am driven by a commitment to excellence and a passion for fostering an environment of continuous learning and improvement, which resonates with our organizational culture and adds a diverse perspective to our team's endeavors.
Izak Walker's current company
Company context helps verify the profile and gives searchers a useful next step.
Izak Walker work experience
A career timeline built from the work history available for this profile.
Systems Validation Engineer
Post-silicon system level validation and characterization over PVT of high-speed FPD-Link IVI SerDes devices (End-to-end display functionality, DP link-training, DP compliance, and core DP features).Identified system-level failures and collaborated with cross-functional teams for possible solutions. \item Automated bench instruments, SerDes configuration, and data collection in Python.Ramped new and cross-functional employees on validation codebase, Git, device libraries, and instrument automation. Created and presented validation reports outlining data collection and visualization with Python and Spotfire to cross-functional teams.
Design Verification Engineer
Pre-silicon design verification of high-speed FPD-Link IVI SerDes devices (PLL, I2C, I2S, and core DP features).Utilized SimVision to root-cause issues personally identified during silicon validationCadence vManager and SimVision based debugging to solve regression failuresCreated and modified existing SystemVerilog test-benches for verifying new RTL
Application Engineer Intern
Published Solving Top Comparator Challenges: Chatter on ti.comhttps://www.ti.com/document-viewer/lit/html/SSZT122#:~:text=ChatterCreated PSpice and TINA TI simulation models for customer and internal use Answered customer technical questions regarding TI comparators via TI E2E forum
Colleagues at Astera Labs
Other employees you can reach at asteralabs.com. View company contacts for 602 employees →
Daniel Roll
Colleague at Astera LabsSan Francisco, California, United States
View →
HK
Hunter Kuang
Colleague at Astera LabsShenzhen, Guangdong, China
View →
HD
Himanshu Dubara
Colleague at Astera LabsAtlanta, Georgia, United States
View →
RT
Rajeshwari Thangam
Colleague at Astera LabsBengaluru, Karnataka, India
View →
LC
Luke Chen
Colleague at Astera LabsSunnyvale, California, United States
View →
AS
Avinash Sharma
Colleague at Astera LabsSan Francisco, California, United States
View →
AM
Amir Mosa
Colleague at Astera LabsMillbrae, California, United States
View →
YW
Yuxin Wu
Colleague at Astera LabsUnited States
View →
PG
Pamela Gauci
Colleague at Astera LabsSan Francisco Bay Area, United States
View →
JS
Josh Saha
Colleague at Astera LabsSanta Clara, California, United States
View →
Izak Walker education
Master Of Science, Electrical Engineering, 4.0
Bachelor Of Science, Electrical Engineering, 3.71
Frequently asked questions about Izak Walker
Quick answers generated from the profile data available on this page.
What company does Izak Walker work for?
Izak Walker works for Astera Labs.
What is Izak Walker's role at Astera Labs?
Izak Walker is listed as Digital Design Engineer at Astera Labs.
Where is Izak Walker based?
Izak Walker is based in Santa Clara, California, United States while working with Astera Labs.
What companies has Izak Walker worked for?
Izak Walker has worked for Astera Labs and Texas Instruments.
Who are Izak Walker's colleagues at Astera Labs?
Izak Walker's colleagues at Astera Labs include Daniel Roll, Hunter Kuang, Himanshu Dubara, Rajeshwari Thangam, and Luke Chen.
How can I contact Izak Walker?
You can use AeroLeads to view verified contact signals for Izak Walker at Astera Labs, including work email, phone, and LinkedIn data when available.
What schools did Izak Walker attend?
Izak Walker holds Master Of Science, Electrical Engineering, 4.0 from California Polytechnic State University-San Luis Obispo.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialCheck these profiles if this is not the Izak Walker you were looking for.
View similar profiles