As a passionate VLSI engineer, I have hands-on experience in Digital Implementation Flow. Im proficient in Logic Synthesis, and Physical Design,Static Timing Analysis, with a strong focus on ASIC design and low-power methodologies. Skilled in Verilog, TCL scripting, and Unix environments, I work on delivering optimized Design solutions and focussing on improving PPA(Power,Performance,Area).