Jacob Crain
AeroLeads people directory · profile

Jacob Crain Email & Phone Number

Sr Silicon Design Engineer at AMD
Location: Austin, Texas, United States 8 work roles 1 school
LinkedIn matched
✓ Verified May 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
AMD
Role
Sr Silicon Design Engineer
Location
Austin, Texas, United States
Company size

Who is Jacob Crain? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Jacob Crain is listed as Sr Silicon Design Engineer at AMD, a company with 16705 employees, based in Austin, Texas, United States. AeroLeads shows a matched LinkedIn profile for Jacob Crain.

Jacob Crain previously worked as Sr. Silicon Design Engineer at Amd and Silicon Design Engineer II at Amd. Jacob Crain holds Bachelor'S Degree, Electrical And Electronics Engineering, 3.56 from University Of Florida.

Company email context

Email format at AMD

This section adds company-level context without repeating Jacob Crain's masked contact details.

AMD

Review company-level records connected to Jacob Crain before choosing the right outreach path.

Profile bio

About Jacob Crain

Jacob Crain is a Sr Silicon Design Engineer at AMD.

Current workplace

Jacob Crain's current company

Company context helps verify the profile and gives searchers a useful next step.

AMD
Amd
Sr Silicon Design Engineer
santa clara, california, united states
Website
Employees
16705
AeroLeads page
8 roles

Jacob Crain work experience

A career timeline built from the work history available for this profile.

Sr. Silicon Design Engineer

Current
Amd

Austin, Texas, United States

Mar 2024 - Present

Silicon Design Engineer Ii

Amd

Austin, Texas, United States

Jan 2022 - Mar 2024

Silicon Design Engineer I

Amd

Austin, Texas, United States

Jul 2020 - Dec 2021

Research Assistant

Security In Silicon Lab (Ssl)

Gainesville, Florida Area

  • Research Assistant (August 2019 to present)
  • TA for Microprocessors 2 class introducing RTOS, networking, and complex embedded programming to undergraduates
  • Completing research into embedded security applying binary analysis techniques to introduce technologies of hardware and software security for diverse applicationsNSF Secure and Trustworthy Cyberspace PI Meeting.
  • Selected from pool of research abstracts and received travel grant to create, present, and demonstrate new technologies in IoT education to other colleagues in the area of cybersecurity Cybersecurity Awareness Week.
  • Utilized RFID reader alongside a Teensy Arduino, ATMEGA, and the Ghidra reverse engineering tool to recreate programs in c to solve the hidden challenges within each provided binary
  • Completed qualification challenge and chosen from 800 applicants worldwide to compete in a live competition
Aug 2019 - Apr 2020

Systems Engineer Intern

Tampa/St. Petersburg, Florida Area

  • Tested vulnerabilities of deliverable to the CEC system on DDS workstation and on PowerPC/LynxOS target configured hardware lab with real world system setup
  • Implemented schedular lock changes to DDS workstation improving performance and expanding capability allowing future scalability of large net applications
  • Created Bash script to locate, grab, and execute multiple executables for running network tests
  • Implemented data analysis feature into script for organized graphs of throughput and latencies
May 2019 - Aug 2019

Systems Engineer Intern

Tampa/St. Petersburg, Florida Area

  • RF Channel Model Distributed Architecture
  • Collaborated with a team of senior engineers to deliver a project on a challenging timeline
  • Identified requirements and brainstormed ideas to improve efficiency and minimize costs of the program
  • Converted Java application to C++ library with cross platform compatibility for future scalability
  • Decreased centralized load and maximized network performance by implementing a distributed architectureCSAC Laboratory Analysis
  • Utilized user documentation to set up initial configuration of cesium Chip Scale Atomic Clock GPSDO o Implemented performance GIU to analyze clock stability drift o Worked in laboratory environment for hands-on.
May 2018 - Dec 2018

Systems Engineer Intern

Tampa/St. Petersburg, Florida Area

  • Designed signal analysis program to test the efficiency of different modulations over varying field requirements
  • Created MATLAB GUI to display Bit Error Rate curves for modulation techniques (CPFSK and 2,4,8,16-MPSK)
  • Constructed unit test framework utilizing MATLAB Toolbox to generate different modulation techniques
  • Member of an Agile team that utilized daily Scrum meetings to identify challenges and tasking
May 2017 - Aug 2017

Systems Engineer Intern

Tampa/St. Petersburg, Florida Area

  • Developed integration tool for IDD (Interface Design Document) comparison and file updating
  • Worked through whole life cycle of project from requirement analysis to test analysis and presentation
  • Updated customer on project status and possible roadblocks for more efficient processes
  • Tool allows for quick and easy formatting of field data files based on changes and revisions in IDD’s
May 2016 - Aug 2016
Team & coworkers

Colleagues at AMD

Other employees you can reach at amd.com. View company contacts for 16705 employees →

1 education record

Jacob Crain education

FAQ

Frequently asked questions about Jacob Crain

Quick answers generated from the profile data available on this page.

What company does Jacob Crain work for?

Jacob Crain works for AMD.

What is Jacob Crain's role at AMD?

Jacob Crain is listed as Sr Silicon Design Engineer at AMD.

Where is Jacob Crain based?

Jacob Crain is based in Austin, Texas, United States while working with AMD.

What companies has Jacob Crain worked for?

Jacob Crain has worked for Amd, Security In Silicon Lab (Ssl), and Raytheon.

Who are Jacob Crain's colleagues at AMD?

Jacob Crain's colleagues at AMD include John Schiff, Amit R. Agarwal, Rajashree V., Ice二二Cube Gaming, and Xiaoli Li.

How can I contact Jacob Crain?

You can use AeroLeads to view verified contact signals for Jacob Crain at AMD, including work email, phone, and LinkedIn data when available.

What schools did Jacob Crain attend?

Jacob Crain holds Bachelor'S Degree, Electrical And Electronics Engineering, 3.56 from University Of Florida.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Jacob Crain you were looking for.

View similar profiles