Jacob Crain Email & Phone Number
Who is Jacob Crain? Overview
A concise factual answer block for searchers comparing this professional profile.
Jacob Crain is listed as Sr. Silicon Design Engineer at AMD, a with 16705 employees, based in Austin, Texas, United States. AeroLeads shows a matched LinkedIn profile for Jacob Crain.
Jacob Crain previously worked as Silicon Design Engineer II at Amd and Silicon Design Engineer I at Amd. Jacob Crain holds Bachelor'S Degree, Electrical And Electronics Engineering, 3.56 from University Of Florida.
Email format at AMD
This section adds company-level context without repeating Jacob Crain's masked contact details.
Review company-level records connected to Jacob Crain before choosing the right outreach path.
About Jacob Crain
Jacob Crain is a Sr. Silicon Design Engineer at AMD.
Jacob Crain's current company
Company context helps verify the profile and gives searchers a useful next step.
Jacob Crain work experience
A career timeline built from the work history available for this profile.
Silicon Design Engineer Ii
Silicon Design Engineer I
Research Assistant
Research Assistant (August 2019 to present)• TA for Microprocessors 2 class introducing RTOS, networking, and complex embedded programming to undergraduates• Completing research into embedded security applying binary analysis techniques to introduce technologies of hardware and software security for diverse applicationsNSF Secure and Trustworthy Cyberspace PI Meeting (October 2019 – Washington D.C.)• Selected from pool of research abstracts and received travel grant to create, present, and demonstrate new technologies in IoT education to other colleagues in the area of cybersecurity Cybersecurity Awareness Week Embedded Security Challenge (November 2019 – NYU Tandon)• Utilized RFID reader alongside a Teensy Arduino, ATMEGA, and the Ghidra reverse engineering tool to recreate programs in c to solve the hidden challenges within each provided binary• Completed qualification challenge and chosen from 800 applicants worldwide to compete in a live competition• Received honorable mention for quantity of challenges passed, methods utilized, and quality of work • Presented findings and methods used for solving the challenges to judge’s and industry leaders
Systems Engineer Intern
• Tested vulnerabilities of deliverable to the CEC system on DDS workstation and on PowerPC/LynxOS target configured hardware lab with real world system setup• Implemented schedular lock changes to DDS workstation improving performance and expanding capability allowing future scalability of large net applications• Created Bash script to locate, grab, and execute multiple executables for running network tests• Implemented data analysis feature into script for organized graphs of throughput and latencies
Systems Engineer Intern
RF Channel Model Distributed Architecture • Collaborated with a team of senior engineers to deliver a project on a challenging timeline• Identified requirements and brainstormed ideas to improve efficiency and minimize costs of the program• Converted Java application to C++ library with cross platform compatibility for future scalability• Decreased centralized load and maximized network performance by implementing a distributed architectureCSAC Laboratory Analysis• Utilized user documentation to set up initial configuration of cesium Chip Scale Atomic Clock GPSDO o Implemented performance GIU to analyze clock stability drift o Worked in laboratory environment for hands-on configuration and testing
Systems Engineer Intern
• Designed signal analysis program to test the efficiency of different modulations over varying field requirements• Created MATLAB GUI to display Bit Error Rate curves for modulation techniques (CPFSK and 2,4,8,16-MPSK)• Constructed unit test framework utilizing MATLAB Toolbox to generate different modulation techniques• Member of an Agile team that utilized daily Scrum meetings to identify challenges and tasking
Systems Engineer Intern
• Developed integration tool for IDD (Interface Design Document) comparison and file updating• Worked through whole life cycle of project from requirement analysis to test analysis and presentation• Updated customer on project status and possible roadblocks for more efficient processes• Tool allows for quick and easy formatting of field data files based on changes and revisions in IDD’s
Colleagues at AMD
Other employees you can reach at amd.com. View company contacts for 16705 employees →
David Block
Colleague at AmdPleasanton, California, United States
View →
JS
Jaedin Switzer
Colleague at AmdAustin, Texas, United States
View →
TW
Tyler Welch, M.S.
Colleague at AmdAustin, Texas, United States
View →
KH
Kai Hsiang Yang
Colleague at AmdNew Taipei City, Taiwan, Province Of China
View →
AP
Anvar Pt
Colleague at AmdPerintalmanna, Kerala, India
View →
PG
Praveen Gond
Colleague at AmdBengaluru, Karnataka, India
View →
SR
Sudhakar Rayi
Colleague at AmdGreater Hyderabad Area, India
View →
IM
Ivan Maznev
Colleague at AmdMunich, Bavaria, Germany
View →
RD
Ripu Daman Singh
Colleague at AmdAustin, Texas Metropolitan Area, United States
View →
MC
Maycon Condomínio
Colleague at AmdBrazil
View →
Jacob Crain education
Frequently asked questions about Jacob Crain
Quick answers generated from the profile data available on this page.
What company does Jacob Crain work for?
Jacob Crain works for AMD.
What is Jacob Crain's role at AMD?
Jacob Crain is listed as Sr. Silicon Design Engineer at AMD.
Where is Jacob Crain based?
Jacob Crain is based in Austin, Texas, United States while working with AMD.
What companies has Jacob Crain worked for?
Jacob Crain has worked for Amd, Security In Silicon Lab (Ssl), and Raytheon.
Who are Jacob Crain's colleagues at AMD?
Jacob Crain's colleagues at AMD include David Block, Jaedin Switzer, Tyler Welch, M.S., Kai Hsiang Yang, and Anvar Pt.
How can I contact Jacob Crain?
You can use AeroLeads to view verified contact signals for Jacob Crain at AMD, including work email, phone, and LinkedIn data when available.
What schools did Jacob Crain attend?
Jacob Crain holds Bachelor'S Degree, Electrical And Electronics Engineering, 3.56 from University Of Florida.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialCheck these profiles if this is not the Jacob Crain you were looking for.
View similar profiles