Please complete the CAPTCHA to continue
@intel.com
✓
11 phones found area 916, 508, 208, 516, and 714
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
James Cavanaugh is listed as Security Research Engineering Manager at Intel Corporation at Intel Corporation, a with 10 employees, based in Folsom, California, United States. AeroLeads shows a work email signal at intel.com, phone signal with area code 916, 508, 208, 516, 714, and a matched LinkedIn profile for James Cavanaugh.
James Cavanaugh previously worked as Security Engineering Manager at Intel Corporation and Graphics Component Program Manager at Intel Corporation. James Cavanaugh holds Bs, Computer Engineering from University Of Illinois Urbana-Champaign.
This section adds company-level context without repeating James Cavanaugh's masked contact details.
AeroLeads found 1 current-domain work email signal for James Cavanaugh. Compare company email patterns before reaching out.
Experienced Technical Engineering Manager with a demonstrated history of working in the semiconductors industry. Strong program and project management professional skills and technical background in SystemVerilog, System on a Chip (SoC), Embedded Systems, Microprocessors, and Computer Engineering.
Listed skills include Rtl Design, Intel, Processors, Soc, and 21 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Santa Clara, California, Us
Engineering Manager of a senior security research and engineering team responsible for security research across our entire graphics product road map. Coordinating not only activities within our internal team, but also with external vendors, partnering organizations and researchers both inside and out of Intel. Actively working to strengthen our security stance and hardening our past, present and future products.
Santa Clara, California, Us
Graphics Component Program Manager responsible for the execution of the core team driver development (Kernel Mode Driver/Graphics Memory Management/Power Conservation/General Micro Controller), for both Windows and Linux primarily on Gen11 Graphics (Icelake). Absorbed various Gen10/Gen12/derivative/installer program management duties in addition to Gen11.
Santa Clara, California, Us
Platform Level Program Management of Intel's leading 14nm client product line, supporting the first release of Intel's Core-M processor line in addition to the full stack of Intel's 5th Generation Core processors. Responsible for schedule management, risk management and Change Control Board management requiring close collaboration with manufacturing, architecture, planning, marketing, customer enabling, software, validation, and engineering. Key contributor to our next generation Roll Out Model used as a model for all future Client Computing Group platforms. Launched standard program management solutions on both High End Desktop Platforms as well as Emerging Market Platforms. Drove standardization and reuse across reports and indicators through both SPBI and custom solutions.
Santa Clara, California, Us
Lead PCIe Analog Validation Engineer focused on Pre-Silicon Validation of the Analog Front End for Intel's 6th Generation Core Processors. - Championed validation strategy utilizing both SVTB and Specman verification environments- Owned test plan and validated power saving and performance enhancing features- Mentored team on new validation methodology- Interviewed, hired, and trained incoming employees.DDR Analog Mixed Signal Validation - Managed Cross Site feature implementation, validating fixes, and Memory Controller digital validation on overclocking.
Santa Clara, California, Us
- Sole owner of IvyBridge DDR IO logic design responsible for new power saving features, performance improvements and methodology enhancements.- Developed new RTL and bug fixes for Display, GDXC, and PCIe interfaces- Collaborated with circuit designers to resolve Functional Equivalence Validation issues- Owned Gate Level Simulation flows/debug for all IOs on IvyBridge Lead Silicon
Santa Clara, California, Us
First Rotation: GFX Micro-Architecture FULSIM Gen6GT- Debugged the Command Streamer unit in Advanced Scheduling mode- Improved automation of regression processes to improve agility/reliability of testing and debuggingSecond Rotation: Global Communication Group (Press Relations)- Recreated the Press Room Manager web application used for www.intel.com/Pressroom/- Gained an inside understanding of how PR works at Intel Third Rotation: Folsom Design Center Power Architecture Team- Worked with engineers in Israel on a tool called PETRA used for power modeling- Ran simulations for feasibility analysis of new features during IvyBridge tech readinessREP website core team contributor- Debugged/Enhanced the REP website
Purchase and Manage Rental Properties in the Sacramento Region
Palo Alto, Ca, Us
Responsible for understanding Sun’s software and presenting to students and staffOrganized location, presentation materials, advertising, and giveaways for all presentations
Champaign, Il, Us
Supervised the lab to ensure smooth operation, and helped users troubleshoot Unix issues.
Santa Clara, California, Us
- Worked in IPD on Embedded Microprocessors including Intel's first SOC- Lead contact to an outside organization aiding development of a VHDL to Verilog translator- Created cell library data retrieval script, and a Scan Chain analysis script- Evaluated DRC and LVS violations- Received “outstanding” rating on intern review
Irvine, Ca, Us
- Entrepreneurial experience managing marketing, sales, schedule management, recruiting, training, and ultimately production of a small painting business- Rated 100% customer satisfaction on every Job
Other employees you can reach at intel.com. View company contacts for 10 employees →
Noa Kraicer
Colleague at Intel CorporationIsrael
View →
TK
Tamour Khan
Colleague at Intel CorporationSan Francisco, California, United States
View →
DX
Diana Xu
Colleague at Intel CorporationDalian, Liaoning, China
View →
BA
Barak Agam
Colleague at Intel CorporationAtlit, Haifa District, Israel
View →
KJ
Kofi Joseph
Colleague at Intel CorporationSurprise, Arizona, United States
View →
KS
Kirill Shutemov
Colleague at Intel CorporationHelsinki, Uusimaa, Finland
View →
TM
Tim Mcintosh
Colleague at Intel CorporationPenang, Malaysia
View →
GZ
Gd Zhu
Colleague at Intel CorporationFolsom, California, United States
View →
NS
Nimish Shah
Colleague at Intel CorporationChandler, Arizona, United States
View →
PS
Philip Spore
Colleague at Intel CorporationChandler, Arizona, United States
View →
Quick answers generated from the profile data available on this page.
James Cavanaugh works for Intel Corporation.
James Cavanaugh is listed as Security Research Engineering Manager at Intel Corporation at Intel Corporation.
AeroLeads has found 1 work email signal at @intel.com for James Cavanaugh at Intel Corporation.
AeroLeads has found 11 phone signal(s) with area code 916, 508, 208, 516, 714 for James Cavanaugh at Intel Corporation.
James Cavanaugh is based in Folsom, California, United States while working with Intel Corporation.
James Cavanaugh has worked for Intel Corporation, Cavsimproperties Llc, Sun Microsystems, University Of Illinois At Urbana-Champaign, and Intel Massachusetts.
James Cavanaugh's colleagues at Intel Corporation include Noa Kraicer, Tamour Khan, Diana Xu, Barak Agam, and Kofi Joseph.
You can use AeroLeads to view verified contact signals for James Cavanaugh at Intel Corporation, including work email, phone, and LinkedIn data when available.
James Cavanaugh holds Bs, Computer Engineering from University Of Illinois Urbana-Champaign.
James Cavanaugh is listed with skills including Rtl Design, Intel, Processors, Soc, Verilog, System Verilog, Html, and Php.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts