Jared Cheng
AeroLeads people directory · profile

Jared Cheng Email & Phone Number

FPGA Design Engineer at RADAR
Location: Berkeley, California, United States 7 work roles 1 school
1 work email found @goradar.com LinkedIn matched
✓ Verified May 2026 4 data sources Profile completeness 86%

Contact Signals · 1 work email

Work email j****@goradar.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
FPGA Design Engineer
Location
Berkeley, California, United States
Company size

Who is Jared Cheng? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Jared Cheng is listed as FPGA Design Engineer at RADAR, a company with 172 employees, based in Berkeley, California, United States. AeroLeads shows a work email signal at goradar.com and a matched LinkedIn profile for Jared Cheng.

Jared Cheng previously worked as Full Cycle FPGA Engineer at Applied Signal Technology and FPGA Intern at Raytheon Intelligence & Space. Jared Cheng holds Bachelor Of Applied Science - Basc, Materials Science And Engineering/Electrical Engineering And Computer Science from University Of California, Berkeley.

Company email context

Email format at RADAR

This section adds company-level context without repeating Jared Cheng's masked contact details.

{first}.{last}@goradar.com
89% confidence

AeroLeads found 1 current-domain work email signal for Jared Cheng. Compare company email patterns before reaching out.

Profile bio

About Jared Cheng

I am a new graduate from UC Berkeley with experience in the Aerospace and Defense industries, Electrical Materials research and computer engineering design and validation processes. Feel free to reach out to me at jaredcheng@berkeley.edu.

Current workplace

Jared Cheng's current company

Company context helps verify the profile and gives searchers a useful next step.

RADAR
Radar
FPGA Design Engineer
Berkeley, CA, US
Website
Employees
172
AeroLeads page
7 roles

Jared Cheng work experience

A career timeline built from the work history available for this profile.

Fpga Design Engineer

Berkeley, CA, US

Fpga Intern

Performed IP Verification of Flash Memory Controller using UVM/UVMF.Provided firmware support for the Electronics Team of Next-Gen OPIR including Questa Simulations, Code/Model Analysis, and Design Modifications in VHDL, Verilog and SystemVerilog.Performed Error Characterization of faulty ADC part and designed VHDL wrapper for use in future missions.

Jun 2022 - Aug 2022

Martin Group Undergraduate Research Assistant

Grew Thin-Film Mixed Ionic Electronic Conductors (MIEC) and multilayer Ferroelectric Devices to study the effect of epitaxial strain on Ferroelectric domains and their switchingResponsibilities include production and analysis of XRD, AFM and PFM data on Ferroelectric Devices.Techniques: X-Ray Diffraction, Piezoelectric Force Microscopy Atomic Force.

Jan 2021 - May 2022

Space Technologies At Cal Quantum Cubesat Project Team Member

CubeSat to test and qualify a quantum gyroscope developed by researchers at UC BerkeleyUsed PCB Design software to design electrical boards for different areas of the CubeSat. Tasks included design, testing and assembly (soldering) of various PCBs housing different parts of the final CubeSat.

Sep 2020 - May 2022

Mars 2020 Ids Pipeline Intern

Fixed day-to-day bugs and data issues experienced in the Mars 2020 Rover Instrument Data Systems Pipeline (IDS)Designed and implemented a Shell Script Program to ElasticSearch Query Satellite Pass Data to optimize Amazon Web Server worker cycles to improve efficiency on data processing and minimize server costs.AWS Cost Optimization resulted in monthly.

Jun 2021 - Aug 2021

Materials Project Diffraction Calculator Project

Developed an algorithm to build a diffraction library for any given crystal diffraction pattern using data from the Materials Project.Designed and applied an additional 2D pattern matching algorithm with matching cost function to accomplish Automated Crystal Orientation Mapping (ACOM), using diffraction library and given user Crystal Orientation data

Sep 2020 - Jun 2021
Team & coworkers

Colleagues at RADAR

Other employees you can reach at goradar.com. View company contacts for 172 employees →

1 education record

Jared Cheng education

FAQ

Frequently asked questions about Jared Cheng

Quick answers generated from the profile data available on this page.

What company does Jared Cheng work for?

Jared Cheng works for RADAR.

What is Jared Cheng's role at RADAR?

Jared Cheng is listed as FPGA Design Engineer at RADAR.

What is Jared Cheng's email address?

AeroLeads has found 1 work email signal at @goradar.com for Jared Cheng at RADAR.

Where is Jared Cheng based?

Jared Cheng is based in Berkeley, California, United States while working with RADAR.

What companies has Jared Cheng worked for?

Jared Cheng has worked for Radar, Applied Signal Technology, Raytheon Intelligence & Space, Martin Group, and Space Technologies At California (Stac).

Who are Jared Cheng's colleagues at RADAR?

Jared Cheng's colleagues at RADAR include Fernando Ribeiro, Fozia Ibrahim, Mohammad Khan, Anjan Rayamajhi, and Geoffrey Onyiego.

How can I contact Jared Cheng?

You can use AeroLeads to view verified contact signals for Jared Cheng at RADAR, including work email, phone, and LinkedIn data when available.

What schools did Jared Cheng attend?

Jared Cheng holds Bachelor Of Applied Science - Basc, Materials Science And Engineering/Electrical Engineering And Computer Science from University Of California, Berkeley.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Jared Cheng you were looking for.

View similar profiles