Jaydip Patel

Jaydip Patel Email and Phone Number

Application Engineer @ Analog Devices
Jaydip Patel's Location
Chandler, Arizona, United States, United States
Jaydip Patel's Contact Details
About Jaydip Patel

Learning new things has always been my greatest strength which helps me to grow. I have worked in the electrical sector of power and energy system for 8 years. In December, 2018 I completed master's in electrical and electronics engineering from Arizona State University. I also enjoyed my internship at ON Semiconductor in PMIC group (power management IC). I improved my hands-on skills while working on many projects.I love PYTHON programming and LABVIEW as well. I use these software tools for developing automation test set up. Since January, 2019 I am enjoying my job role as an application engineer at Maxim Integrated (now part of ADI).

Jaydip Patel's Current Company Details
Analog Devices

Analog Devices

View
Application Engineer
Website:
analog.com
Employees:
25472
Jaydip Patel Work Experience Details
  • Analog Devices
    Analog Devices
  • Renesas Electronics
    Application Engineer
    Renesas Electronics Jul 2023 - Present
    Koto-Ku, Toyosu, Tokyo, Jp
  • Maxim Integrated
    Applications Engineer
    Maxim Integrated Jan 2019 - Jul 2023
    San Jose, Ca, Us
    [1] Power management IC development. Worked with the design team composed of business management, design, applications, test, and product engineering to help create the product. Knowledge of control theory, system design, circuit design, power switch design, and magnetics design used in work routine. Worked with customers to learn market needs. [2] New product evaluation. Hands on lab work, both as an individual and with a team, to verify the performance of a specific circuit etc. Prepared evaluation reports and other supporting documentation.[3] Development of application literature. Created datasheets, lab reports, and application notes that help the customer effectively use Maxim’s products.[4] Application circuit development using Cadence/Allegro. Generated schematic, layout and BOM for desired applications. These circuits addressed customer/market application problems.[5] Experience with python programming and LABVIEW. Developed automation test set up using data acquisition unit, oscilloscope, power supply and other lab equipment to verify IC performance.[6] Experience with Microcontroller programming. Used Arduino Uno to verify I2C protocol and digital I/O in power management IC.[7] Customer support tasks. Address problems associated with bringing Maxim’s products into volume production in the customer’s product. This could be described as doing whatever is necessary to secure a design win or sustain the business. Such tasks include, but are not confined to, direct customer support, securing samples, answering questions brought up by the business management group, helping the failure analysis and quality groups when they have problems or questions.
  • On Semiconductor
    Application Engineering Intern
    On Semiconductor Sep 2018 - Nov 2018
    Scottsdale, Arizona, Us
    -> Worked on design of Unclamped Inductive Switching test board for testing avalanche breakdown of high side MOSFET of sync buck regulator. -> Creating BOM, PCB schematic and PCB layout in Cadence/Allegro tool-> Bench evaluation/debug of PMIC products-> Worked with products evaluations using data acquisition system(DAQ)-> Familiar with LabVIEW bench automation scheme , GPIB and NI PXI system
  • On Semiconductor
    Product Evaluation Engineer Intern (Pmic Group)
    On Semiconductor Jan 2018 - Aug 2018
    Scottsdale, Arizona, Us
    -> Assisted engineers on bench measurements to evaluate/debug various power management products and various testing such as closed loop and open loop testing, trimming of parameters, VBG test, dead time test and testing of electrical specifications.-> Studied I2C, SPI and SVID interface. Worked on SVID Intel test vectors characterization and generated brief report.-> Designed PCB schematic and layout for bench evaluation test boards using Mentor Graphics software-> Contributed in development of software to do bench evaluation more efficiently using LabVIEW and NI PXI system. Developed LabVIEW code for generating test script and manipulated in excel or text file. Updated features in existing LabVIEW code such as loading test vectors from excel file, generate excel graphs using LabVIEW and adding new hardware device in communication with NI PXI system.
  • Larsen & Toubro Limited
    Switchgear Training Centre
    Larsen & Toubro Limited Jul 2013 - Dec 2016
    Mumbai, Maharashtra, In
    [A] Technical support and training given to customers on following electrical aspects• Selection of Electrical Switchgear products as per IEC 60947• Power Quality challenges and solutions as per IEEE 519 (Solution provided to all types of industries)• Energy management system (Solutions provided to utilities end-users or specific industry) • Building Automation scheme (System design of BMS, EMS, Fire Alarm system & CCTV) • Industrial automation schemes (Targeted manufacturing industries for technical support)• Cost optimization techniques by energy saving & maintenance & troubleshooting techniques in industries Relay coordination, fault level calculation and let through energy concepts [B] Customer support and event management• Solving customer problem with the help of design and production team• Communication with product development and life cycle management team for product improvements• Helping site engineers & customers to update with new product features• Online customer support facilitation & managing customer training data for future reference

Jaydip Patel Skills

Engineering C Switchgear C++ Microsoft Excel Electrical Engineering Power Systems Microsoft Powerpoint Analysis Building Automation Building Management Systems Low Voltage Project Management Testing Training Labview Printed Circuit Board Design Cadence Pads Layout Mentor Graphics Power Converters Pmic Matlab Electronics Etap Power System Operations Low Power Systems Circuit Design

Jaydip Patel Education Details

  • Arizona State University
    Arizona State University
    Power Electronics
  • Nirma University
    Nirma University
    Electrical Enginering
  • Arizona State University
    Arizona State University
    Electrical And Electronics Engineering

Frequently Asked Questions about Jaydip Patel

What company does Jaydip Patel work for?

Jaydip Patel works for Analog Devices

What is Jaydip Patel's role at the current company?

Jaydip Patel's current role is Application Engineer.

What is Jaydip Patel's email address?

Jaydip Patel's email address is ja****@****log.com

What schools did Jaydip Patel attend?

Jaydip Patel attended Arizona State University, Nirma University, Arizona State University.

What skills is Jaydip Patel known for?

Jaydip Patel has skills like Engineering, C, Switchgear, C++, Microsoft Excel, Electrical Engineering, Power Systems, Microsoft Powerpoint, Analysis, Building Automation, Building Management Systems, Low Voltage.

Who are Jaydip Patel's colleagues?

Jaydip Patel's colleagues are Cesar Mantiza, Amir Shalom, Lorrie Miller, Gerry Edwards Obe, Selcuk Ilke, Emmanuel Vargas, Michael Flaherty.

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.