AeroLeads people directory · profile

Jeff Dailey Email & Phone Number

Supply Chain Global Labor Director at Intel Corporation
Location: Chandler, Arizona, United States 10 work roles 2 schools
1 work email found @intel.com 2 phones found area 480 LinkedIn matched
✓ Verified July 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email · 2 phones

Work email j****@intel.com
Direct phone (480) ***-****
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Supply Chain Global Labor Director
Location
Chandler, Arizona, United States
Company size

Who is Jeff Dailey? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Jeff Dailey is listed as Supply Chain Global Labor Director at Intel Corporation, a with 114813 employees, based in Chandler, Arizona, United States. AeroLeads shows a work email signal at intel.com, phone signal with area code 480, and a matched LinkedIn profile for Jeff Dailey.

Jeff Dailey previously worked as Capital Equipment Install Supply Chain Engineering Manager at Intel Corporation and Supply Chain Commercial and Technical Manager at Intel Corporation. Jeff Dailey holds Ms, Materials Engineering from Arizona State University.

Company email context

Email format at Intel Corporation

This section adds company-level context without repeating Jeff Dailey's masked contact details.

{first}.{last}@intel.com
89% confidence

AeroLeads found 1 current-domain work email signal for Jeff Dailey. Compare company email patterns before reaching out.

Profile bio

About Jeff Dailey

Semiconductor manufacturing expert with expertise in equipment development, capital equipment purchasing, factory start-ups, ramp, and high volume manufacturing with additional experience in creating high performing teams to deliver world class results around safety, quality, output, and cost goals on time. Robust multitasking skills with the ability to manage tactical objectives and strategic projects simultaneously. Strong proven results-orientation, organization influencing, role flexibility, technical, and leadership skills. Able to embrace ambiguity and forge path to support business needs of an organization.

Listed skills include Semiconductors, Design Of Experiments, Jmp, Materials, and 21 others.

Current workplace

Jeff Dailey's current company

Company context helps verify the profile and gives searchers a useful next step.

Intel Corporation
Intel Corporation
Supply Chain Global Labor Director
Chandler, AZ, US
Website
Employees
114813
AeroLeads page
10 roles

Jeff Dailey work experience

A career timeline built from the work history available for this profile.

Capital Equipment Install Supply Chain Engineering Manager

Chandler, Arizona, United States

Supply Chain Commercial And Technical Manager

Arizona, United States

Jan 2020 - Feb 2024

Supply Chain Engineer & Capital Commodity Manager

Chandler, Arizona

Nov 2018 - Jan 2020

Engineering Manager

Chandler, Az

+ Managed a diverse litho organization as Shift Engineering Manager. I have shown tolerance of ambiguity allowing for immediate contributions when slotted into a new areas of focus. Tactical coordination and people development successfully managed during assignments with cross-training plans in place and cross functional teams operating on shift. + Developed training plans with lithography modules for the floor technicians and engineering resources. Ensured packages fit the headcount on shift and overall structure of the group. Managed cross-functional teams including scanner and resist track resources simultaneously. Ensured team cohesiveness even though job roles were different between the groups.+ Continuous performance management of employees by setting clear expectations, providing real-time coaching, accountability, and career development. + Coordinated efforts with Track vendors, Scanner vendors, and Litho Engineering to negotiate time on tools, prioritizing vendor and floor resources daily. Ensured required output to meet factory commitments achieved on a shift basis.

Apr 2013 - Nov 2018

Process Engineer

Chandler, Az

Lithography Process Engineer at Intel Ocotillo facility.

Jul 2011 - Apr 2013

Process Engineer

+ Lead engineer for 150 mm Photolithography with responsibilities that include: guiding process technicians, tracking SPC, troubleshooting equipment issues, scheduling equipment maintenance, specifying capital equipment purchases, and tracking general processing performance. I am also in charge of the area’s equipment including a Canon MPA600FA and SVG coat and develop tracks (8600 series and 8800 series). + Statistically tracked production and newly developed processes utilizing X-bar and R charts. + Wrote and reviewed process specifications for the 150 mm photolithography area.+ Developed and integrated processes for novel low-k ILD materials with low temperature processing requirements.+ Developed spray processes using DOE principles (factorial design) for GEN II panel spray coater utilizing low-k materials vetted on the 150 mm pilot line.+ Reported lot performance using JMP statistical analysis for wafers built with any process splits regarding ILD materials or processes related to spray coating of ILD materials. Statistical analysis was used to qualify the new processes and materials for use in the standard production flow. + Supported Factory Server MES by MASS Group software used to track processes, SPC, and equipment status.

Jan 2010 - Jun 2011

Associate Materials Engineer

+ Specified low cure temperature/low-k/spin-on dielectric materials for planarization/passivation of stainless steel substrates.+ Specified low cure temperature/low-k/spin-on dielectric materials for use as inter-level dielectric (ILD) for all device architectures on silicon, stainless steel, glass, and PEN.+ Worked with materials vendors to determine best low temperature processes using provided low-k dielectrics.+ Developed and implemented a spin coat process for depositing best known low temperature/low-k dielectric on 150 mm silicon, stainless steel, and PEN substrates.+ Reported lot performance using JMP statistical analysis for wafers built on stainless steel substrates.+ Assisted in implementation of Factory Server MES by MASS Group software used to track processes, SPC, and equipment status.

Jan 2005 - Jan 2010

Associate Materials Engineer

Arizona State University Center For Solid State And Electronics Research

Trained students in the use of characterization and semiconductor process equipment. Main trainer for Hitachi S4700 FESEM and Torvac E-beam metal evaporation tool. Processed materials in the CSSER cleanroom to support student and professor projects.

Jan 2004 - Jan 2005

Graduate Assistant

Graduate research involved the study of semiconductor (Si and Ge) nanowire growth utilizing vapor-liquid-solid epitaxy. The growth morphologies at various pressures and temperatures were studied and analyzed utilizing FESEM and RBS. I assembled, operated, and maintained UHV equipment, conducted metal and semiconductor depositions using CVD and PVD equipment and was trained in the use of the Center for Solid State Research cleanroom.

May 2002 - May 2004
Team & coworkers

Colleagues at Intel Corporation

Other employees you can reach at intel.com. View company contacts for 114813 employees →

2 education records

Jeff Dailey education

Ms, Materials Engineering

Activities and Societies: Member of American Society of Materials (ASM). Thesis research: Vapor Liquid Solid Epitaxial Growth of Germanium.

Bse, Materials Science And Engineering

Activities and Societies: Member and President of the American Society of Materials (ASM).

FAQ

Frequently asked questions about Jeff Dailey

Quick answers generated from the profile data available on this page.

What company does Jeff Dailey work for?

Jeff Dailey works for Intel Corporation.

What is Jeff Dailey's role at Intel Corporation?

Jeff Dailey is listed as Supply Chain Global Labor Director at Intel Corporation.

What is Jeff Dailey's email address?

AeroLeads has found 1 work email signal at @intel.com for Jeff Dailey at Intel Corporation.

What is Jeff Dailey's phone number?

AeroLeads has found 2 phone signal(s) with area code 480 for Jeff Dailey at Intel Corporation.

Where is Jeff Dailey based?

Jeff Dailey is based in Chandler, Arizona, United States while working with Intel Corporation.

What companies has Jeff Dailey worked for?

Jeff Dailey has worked for Intel Corporation, Flexible Display Center @ Arizona State University, Arizona State University Center For Solid State And Electronics Research, and Arizona State University.

Who are Jeff Dailey's colleagues at Intel Corporation?

Jeff Dailey's colleagues at Intel Corporation include Itay Dery, Vered Juhl, Aniz Shafinna, Ming Jin, and Logan Stewart.

How can I contact Jeff Dailey?

You can use AeroLeads to view verified contact signals for Jeff Dailey at Intel Corporation, including work email, phone, and LinkedIn data when available.

What schools did Jeff Dailey attend?

Jeff Dailey holds Ms, Materials Engineering from Arizona State University.

What skills is Jeff Dailey known for?

Jeff Dailey is listed with skills including Semiconductors, Design Of Experiments, Jmp, Materials, Clean Rooms, Photolithography, Computer Literate, and Research Experience.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Jeff Dailey you were looking for.

View similar profiles