Jennifer Hellar Email & Phone Number
@rice.edu
LinkedIn matched
Who is Jennifer Hellar? Overview
A concise factual answer block for searchers comparing this professional profile.
Jennifer Hellar is listed as Systems Engineer at Cirrus Logic, a with 1760 employees, based in Austin, Texas, United States. AeroLeads shows a work email signal at rice.edu and a matched LinkedIn profile for Jennifer Hellar.
Jennifer Hellar previously worked as HW/SW Systems Architect at Cirrus Logic and Co-Founder at Risc-V At Rice (Rvr) Lab. Jennifer Hellar holds Master Of Science - Ms, Electrical And Computer Engineering, 4.0 from Rice University Electrical And Computer Engineering.
Email format at Cirrus Logic
This section adds company-level context without repeating Jennifer Hellar's masked contact details.
AeroLeads found 1 current-domain work email signal for Jennifer Hellar. Compare company email patterns before reaching out.
About Jennifer Hellar
I am an electrical engineer interested in digital design, computer architecture, signal processing, and embedded system design. My hobbies include beach volleyball, chess, and reading. At the Aazhang Research Lab at Rice University, I developed novel signal processing algorithms for medical applications, including a new graph-based interpolation method to accelerate cardiac activation mapping. As an intern at Cirrus Logic, I developed an automated Python framework for the analysis of RISC-V ISA code size for key embedded C benchmarks and proposed new instruction set extensions with estimations of possible code size reductions.
Jennifer Hellar's current company
Company context helps verify the profile and gives searchers a useful next step.
Jennifer Hellar work experience
A career timeline built from the work history available for this profile.
Hw/Sw Systems Architect
CurrentCo-Founder
The RVR Lab is a new experiential computer engineering research and teaching lab placing both undergraduate and graduate students and faculty at the forefront of a new era of computing technology.
Ms Graduate Researcher, Aazhang Lab
Graduate Researcher in Signal Processing & Machine Learning for Medical Applications. Developed MAGIC-LAT, a novel graph-based interpolation method for cardiac activation mapping. Also investigated EmDMD, a new feature set for seizure prediction based on dynamic mode decomposition. Utilized Python to implement, test, and validate design methodology for both projects.
Graduate Processor Architecture Intern
Developed PyRho, an automated Python framework to parse disassembly of C benchmarks, extract instruction usage data, and compare static code size across multiple ISA’s and toolchains. Proposed novel RISC-V ISA extensions to reduce embedded code size, estimated the potential reductions for key benchmarks, and authored a detailed report sent to company-wide technical managers. Worked with external engineers to evaluate the ARM M55 vector microprocessor design. Implemented assembly-optimized FIR filter for the M55 and evaluated the architecture performance with cycle-accurate simulations.
Applications Engineering Intern
Provided customer support for System-In-Package products, including schematic design reviews. Performed failure analysis on production units.
Electrical Engineering Course Assistant
Industrial Network Design & Consulting Inter
PLC product capability testing and powerline technology researcher.
Colleagues at Cirrus Logic
Other employees you can reach at cirrus.com. View company contacts for 1760 employees →
Zhen-Ting Huang
Colleague at Cirrus LogicHsinchu County, Taiwan, Province Of China
View →
RG
Rahul Gawde
Colleague at Cirrus LogicAustin, Texas, United States
View →
AA
Ala Ayed
Colleague at Cirrus LogicEdinburgh, Scotland, United Kingdom
View →
PM
Parth Mache
Colleague at Cirrus LogicCollege Station, Texas, United States
View →
MK
Mike Kost
Colleague at Cirrus LogicAustin, Texas, United States
View →
MM
Morgan Moses, Mba, Cuseco
Colleague at Cirrus LogicAustin, Texas Metropolitan Area, United States
View →
JM
John Melanson
Colleague at Cirrus LogicAustin, Texas, United States
View →
VR
Vitaly Rodionov
Colleague at Cirrus LogicEssex, England, United Kingdom
View →
DP
Diego Papandrea
Colleague at Cirrus LogicAustin, Texas, United States
View →
NL
Ning Li
Colleague at Cirrus LogicAustin, Texas, United States
View →
Jennifer Hellar education
Master Of Science - Ms, Electrical And Computer Engineering, 4.0
Bachelor Of Science - Bs, Electrical And Computer Engineering, 4.08/4.0 (Summa Cum Laude)
Frequently asked questions about Jennifer Hellar
Quick answers generated from the profile data available on this page.
What company does Jennifer Hellar work for?
Jennifer Hellar works for Cirrus Logic.
What is Jennifer Hellar's role at Cirrus Logic?
Jennifer Hellar is listed as Systems Engineer at Cirrus Logic.
What is Jennifer Hellar's email address?
AeroLeads has found 1 work email signal at @rice.edu for Jennifer Hellar at Cirrus Logic.
Where is Jennifer Hellar based?
Jennifer Hellar is based in Austin, Texas, United States while working with Cirrus Logic.
What companies has Jennifer Hellar worked for?
Jennifer Hellar has worked for Cirrus Logic, Risc-V At Rice (Rvr) Lab, Rice University Electrical And Computer Engineering, Octavo Systems, and Rice University.
Who are Jennifer Hellar's colleagues at Cirrus Logic?
Jennifer Hellar's colleagues at Cirrus Logic include Zhen-Ting Huang, Rahul Gawde, Ala Ayed, Parth Mache, and Mike Kost.
How can I contact Jennifer Hellar?
You can use AeroLeads to view verified contact signals for Jennifer Hellar at Cirrus Logic, including work email, phone, and LinkedIn data when available.
What schools did Jennifer Hellar attend?
Jennifer Hellar holds Master Of Science - Ms, Electrical And Computer Engineering, 4.0 from Rice University Electrical And Computer Engineering.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial